Detection and prevention of critical races in finite state machines driving glitch-sensitive receivers
Date of Issue2018-10-22
School of Electrical and Electronic Engineering
A combinational circuit containing a functional hazard may generate a glitch due to a race of signal transitions. A race occurring in the output logic of a Finite State Machine (FSM) may be critical when it is used to control glitch-sensitive receivers. This report discusses an algorithm to detect the critical transitions that might lead to glitches in the output of the FSM. Once detected, the report discusses an algorithm to prevent these critical transitions from occurring. This is done by finding a modified state encoding of the FSM so that its output logic is free from functional hazards. The report also discusses the software implementation of these algorithms.
DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits