dc.contributor.authorCheng, Suoyu
dc.description.abstractLow power consumption is the objective of electronic devices. And now, for many portable multimedia devices, the final output is received by human senses. As human senses are not sensitive as machines and allow the output result to be less accurate, some approximate algorithms trading off accuracy are put forward to reduce the power consumption. Usually, low power consumption is achieved by reducing the number of transistors in the CMOS circuit because fewer transistors in a circuit always mean less power consumption. Many 1-bit imprecise adders which have fewer transistors than the 1-bit precise adder will be designed and compared with each other in this dissertation. In addition, some 4-bit adders established by 1-bit precise and approximate adders will also be designed and discussed. Power consumption, propagation delay and the power-delay product (PDP) are three important parameters of the circuit. Besides, error degree is also an important parameter of approximate arithmetic units when making the comparison. The performance of the approximate arithmetic units is influenced by voltage amplitude and frequency, so simulation about the two factors will be done. After that, a new algorithm, S value, which places different weights on different parameters to determine the best unit is proposed. Finally, comparison of these mathematical units is made by PDP and S value respectively.en_US
dc.format.extent101 p.en_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineeringen_US
dc.titleLow power CMOS circuits with approximate computer arithmeticen_US
dc.contributor.supervisorLau Kim Teenen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMaster of Science (Electronics)en_US

Files in this item


This item appears in the following Collection(s)

Show simple item record