dc.contributor.authorDavid Bose, Christin
dc.description.abstractWith the advent of the concept of Internet of Things (IoT) that aims to wirelessly connect “all” devices, there is a growing need for low-power machine learning systems that can refine the data at the source and transmit only the refined information. Such a system where intelligence is embedded at the sensory front-end is also called a smart sensor. Previous work on designing ultra low-power machine learners for “smart” sensors have shown the benefit of using analog processing and the extreme learning machine (ELM) algorithm. However, the major bottleneck in speed and energy efficiency of those systems has been the conversion of the analog data to the digital domain for multiplication with learned weights. This thesis aims to explore the design of low power ADCs for use in embedded ELM implementations. Key parameters of interest during design are area, resolution, energy per conversion and conversion time. First, a 1-bit ADC (current comparator) is designed for application in a novel ELM based conditional branch prediction system designed for pipelined processors. System simulations results are presented and compared with other traditional algorithms used for branch prediction. A 10-bit, 2-step TDC based ADC is proposed for application in image recognition based analog ELM machine learners. The major building blocks are designed and simulation results are presented.en_US
dc.format.extent85 p.en_US
dc.rightsNanyang Technological University
dc.titleADC architectures for low power analog machine learningen_US
dc.typeFinal Year Project (FYP)en_US
dc.contributor.supervisorArindam Basuen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeBachelor of Engineeringen_US
dc.contributor.researchVIRTUS IC Design Centre of Excellenceen_US

Files in this item


This item appears in the following Collection(s)

Show simple item record