Design of low-power and low-voltage VLSI multipliers.
Ong, Geok Ling.
Date of Issue2004
School of Electrical and Electronic Engineering
This thesis proposes several designs for low-power low-voltage digital CMOS multipliers for two's complement multiplication.
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Nanyang Technological University