Design of a low-voltage CMOS analogue multiplier.
Leow, Hee Boon.
Date of Issue2005
School of Electrical and Electronic Engineering
The objective of this project is to design a low-voltage analogue multiplier operating on a 1.3V voltage supply and its' 3-dB bandwidth is expected to be about 100 KHz. This multiplier should be able to operate with the input signals of the 1.2V voltage swing and expect an output voltage swing of more than lOmV. Its' main application is primarily used for voice signal processing.
DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
Nanyang Technological University