Differential logic circuits for self-timed asynchronous systems

Abstract

The objective of the project was to explore the various differential logic families in the literature and to design a new differential logic for high-speed low-power digital application that can be used in self-timed design methodology. This project focused on one important component in self-timed design methodology, i.e. the self-timed logic block component.