Power optimization in data path allocation for high-level synthesis
Date of Issue2001
School of Electrical and Electronic Engineering
This thesis addresses the problem of minimizing power consumption in the high-level synthesis of data-dominated CMOS circuits.
DRNTU::Engineering::Electrical and electronic engineering::Power electronics
Nanyang Technological University