dc.contributor.authorLiu, Haiqi.en_US
dc.date.accessioned2010-05-21T04:37:46Z
dc.date.available2010-05-21T04:37:46Z
dc.date.copyright2007en_US
dc.date.issued2007
dc.identifier.citationLiu, H. (2007). CMOS building blocks for 10Gb/s clock data recovery circuit. Doctoral thesis, Nanyang Technological University, Singapore.
dc.identifier.urihttp://hdl.handle.net/10356/39032
dc.description157 p.en_US
dc.description.abstractThe design of a clock data recovery (CDR) circuit is the most challenging part of building a high-speed optical transceiver because of the complexity of this block. In this dissertation, the design of a half-rate high speed CDR is described, following a top-down design procedure. VHDL-AMS, which is the acronym of the VHDL (VHSIC Hardware Description Language) for Analog and Mixed-Signal, is used to implement the behavioral model of the whole system in the early and mid-stage of the design process.en_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Electronic circuitsen_US
dc.titleCMOS building blocks for 10Gb/s clock data recovery circuiten_US
dc.typeThesisen_US
dc.contributor.supervisorGoh Wang Lingen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeDoctor of Philosophy (EEE)en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record