View Item 
      •   Home
      • 1. Schools
      • College of Engineering
      • School of Electrical and Electronic Engineering (EEE)
      • EEE Theses
      • View Item
      •   Home
      • 1. Schools
      • College of Engineering
      • School of Electrical and Electronic Engineering (EEE)
      • EEE Theses
      • View Item
      JavaScript is disabled for your browser. Some features of this site may not work without it.
      Subject Lookup

      Browse

      All of DR-NTUCommunities & CollectionsTitlesAuthorsBy DateSubjectsThis CollectionTitlesAuthorsBy DateSubjects

      My Account

      Login

      Statistics

      Most Popular ItemsStatistics by CountryMost Popular Authors

      About DR-NTU

      Design of low power adiabatic logic circuits

      Thumbnail
      EEE-THESES_1576.pdf (12.30Mb)
      Author
      Wong, Hon Hin.
      Date of Issue
      2003
      School
      School of Electrical and Electronic Engineering
      Abstract
      Adiabatic switching is a promising approach to realize VLSI circuit design in the area of extreme low power dissipation. It keeps the voltage drop across the switching devices small by recycling the energy that is stored at the capacitive nodes back to the power source for reuse. In adiabatic circuits, ramp-like power clock is required not only to power up the entire circuit network but also to store the recovered energy from the capacitive nodes. In this thesis, a fully dual-rail input signaling structure is adopted for the Adiabatic Pseudo-Domino Logic(APDL) family, called the APDL with dual-rail inputs (DAPDL). This logic family improves the operating frequency and the power consumption over the previous proposed family. A 4-bit shift register and a 1-bit full adder have been designed using this family. The adiabatic switching technique is also extended to the design of low power sequential circuits. Adiabatic flip-flops based on Improved PAL-2N Logic with CPL evaluation tree(C-PAL) logic family and DAPDL logic family are constructed and compared with previously proposed adiabatic flip-flops. Using the proposed flip-flops, a 4-bit counter was implemented to illustrate the cascading of sequential and combinational adiabatic logic circuits.
      Subject
      DRNTU::Engineering::Electrical and electronic engineering::Semiconductors
      Type
      Thesis
      Rights
      Nanyang Technological University
      Collections
      • EEE Theses

      Show full item record


      NTU Library, Nanyang Avenue, Singapore 639798 © 2011 Nanyang Technological University. All rights reserved.
      DSpace software copyright © 2002-2015  DuraSpace
      Contact Us | Send Feedback
      Share |    
      Theme by 
      Atmire NV
       

       


      NTU Library, Nanyang Avenue, Singapore 639798 © 2011 Nanyang Technological University. All rights reserved.
      DSpace software copyright © 2002-2015  DuraSpace
      Contact Us | Send Feedback
      Share |    
      Theme by 
      Atmire NV
       

       

      DCSIMG