dc.contributor.authorKoh, Christopher Seng Lee
dc.identifier.citationKoh, C. S. L. (2009). Accelerating the interior point method on a FPGA. Master’s thesis, Nanyang Technological University, Singapore.
dc.description.abstractWith the dawn of reconfigurable computing, the FPGA has increasingly replaced microcontrollers as a viable alternative in the arena of embedded applications especially in DSP or high performance control applications. FPGA provides engineers the flexibility to employ significant architectural speed-up using techniques such as pipelining and parallel processing, normally not possible in off-the-shelf processors. Such customized hardware solutions however, hold the primary drawback of long development cycles. The emergence of re-configurable soft-core processors on FPGA during the past decade has changed this reality. Embedded engineers now have an additional option to build a firmware solution running on a reconfigurable microprocessor on FPGA. In addition, they also enjoy the added flexibility of using the remaining resources on the FPGA to build customized hardware-based Co-Processor or accelerators to further enhance the performance the microprocessor. A tightly coupled Co-Processor in co-existence with carefully coded firmware running on a microprocessor could effect in an improvement in performance, whilst maintaining a relatively shorter development life cycle.en_US
dc.format.extent125 p.en_US
dc.subjectDRNTU::Engineering::Electrical and electronic engineering::Integrated circuitsen_US
dc.titleAccelerating the interior point method on a FPGAen_US
dc.contributor.supervisorLing Keck Voonen_US
dc.contributor.schoolSchool of Electrical and Electronic Engineeringen_US
dc.description.degreeMASTER OF ENGINEERING (EEE)en_US

Files in this item


This item appears in the following Collection(s)

Show simple item record