ZRO$_2$ AS HIGH-K GATE DIELECTRIC FOR GAN-BASED TRANSISTORS

YE GANG

School of Electrical & Electronic Engineering

2016
ZRO$_2$ AS HIGH-K GATE DIELECTRIC FOR
GAN-BASED TRANSISTORS

YE GANG

School of Electrical & Electronic Engineering

A thesis submitted to the Nanyang Technological University
in partial fulfillment of the requirements for the degree of
Doctor of Philosophy

2016
Statement of Originality

I hereby certify that the work embodied in this thesis is the result of original research and has not been submitted for a higher degree to any other university or institution.

---------------------------------  -----------------------------

Date                                  Ye Gang
Acknowledgements

It is of my great honor to work as a PhD candidate in the GaN HEMT group in Nanyang Technological University in the past few years, and this part of life will definitely be a truly impressive memory for my whole career. Now, I want to show my appreciation to those individuals who have helped me in my research during my PhD tenure.

First and foremost, I would like to show my sincere appreciation to my supervisor Professor Wang Hong. Owing to his foresight, knowledge, experience and patience in guidance, I learned how to think and performance independently in research work. The experience with him will definitely be the precious treasure for my whole career.

I would also like to thank Prof. Ng Geok Ing and Dr. Subramaniam Arulkumaran. They have provided me a lot of help on the fabrication and characterization process and the fruitful technical discussions.

I would like to show my sincere appreciation to Dr. Liu Zhihong and Dr. Liu Chongyang, who taught me fundamentals and many skills in semiconductor characterization and fabrication process. They are excellent mentors with rich knowledge and experience to share, which have facilitated my research significantly. As elder brothers, they give me a lot of help and support during my life at Nanyang Technological University.
I am grateful to all my colleagues in GaN HEMT group in Nanyang Technological University for the support and help in my work. I would like to thank Ang Kian Siong, Bryan and Foo Siu Chuen who have helped me on the fabrication and characterization techniques. I would also like to thank my group partners Li Yang, René Hofstetter, Anand, Xing Weichuan and Zhang Cenze for their fruitful discussions and collaborations with me.

Of course, I will not forget to thank all of my friends and colleagues in the Characterization Laboratory of the School of Electrical and Electronic Engineering: Dr. Wang Xinghui, Sun Leimeng, Hu Xiaonan, Dr. Li Xiaohui, Bao Shuyu, Wei Mengyao, Chua Shen Lin, Dr. Meng Bo, Dr. Zhang Kang, Dr. Zou Jianping, Dr. Cheng Yuanbing, Li Daosheng etc., for their kind support during my work at Nanyang Technological University.

I would also like to thank Dr. Ji Rong and Dr. Ng Lay Geok Serene at Data Storage Institute (A-STAR) for their help on XPS and TEM characterizations.

I would not underestimate the contribution of all the lab technicians, Muhd Fauzi Bin Abudullah and Seet Lye Ping in the Characterization Lab, Mohamad Shamsul Bin Mohamad, Mak Foo Wah, Chuang Kwok Fai, Yang Xiaohong, Ngo Ling Ling, Chong Gang Yih, Irene Chia Ai Lay etc. in the Nanyang Nano-Fabrication Center for helping maintain the equipments which facilitated my device processing.

Finally, I owe to my family, especially my parents, for their selfless love,
devotion and encouragement to me.
Abstract

GaN-based high electron mobility transistors (HEMTs) have shown their excellent performance in high power, high frequency and low noise applications. One of the critical issues that further limits the performance and reliability of GaN HEMTs is the high gate leakage current. The high gate leakage current will reduce the power added efficiency and breakdown voltage and increase the minimum noise figure ($NF_{\text{min}}$) for GaN-based HEMTs. To mitigate above issues, GaN Metal-Insulator-Semiconductor HEMTs (MISHEMTs) using high-$k$ materials as gate insulator and passivation layer are investigated.

Owing to its large band gap (~5.6 eV) and high dielectric constant (~25), ZrO$_2$ is a promising candidate to be utilized as the gate dielectric for GaN MISHEMTs. In order to effectively suppress gate leakage and passivate surface traps, understanding of band alignments and interfacial properties between ZrO$_2$ and GaN-based semiconductor substrates is important.

In this thesis, the studies on the band alignment between ZrO$_2$ and GaN were carried out. The effect of device processing on interfacial properties between ZrO$_2$ on (Al)GaN was investigated. The application of ALD-ZrO$_2$ as high-$k$ gate dielectric for GaN-based HEMTs was also explored.

The major contributions of this thesis are summarized below:
(1) The band alignment between atomic layer deposited (ALD) ZrO$_2$ and GaN was experimentally evaluated by utilizing angle-resolved X-ray photoelectron spectroscopy (XPS) combined with numerical calculations by taking into account of GaN surface band bending and gradient potential in ZrO$_2$ layer. Valence band discontinuity $\Delta E_V$ of 1 eV and conduction band discontinuity $\Delta E_C$ of 1.2 eV at ZrO$_2$/GaN interface were determined.

(2) The interface states related to the interfacial sub-oxide layer between ALD-ZrO$_2$ and (Al)GaN were affected by various fabrication processing treatments. The effect of surface pre-treatment before ALD deposition and post-deposition annealing on interfacial chemical bonding states for ALD-ZrO$_2$ on (Al)GaN were analyzed by X-ray photoelectron spectroscopy (XPS) and high-resolution transmission electron microscopy (HR-TEM).

(3) AlGaN/GaN MISHEMTs on high-resistivity Si substrate using 10 nm thick ALD-ZrO$_2$ as gate dielectric were demonstrated. Due to the application of ALD-ZrO$_2$, the reverse gate leakage current was effectively suppressed and forward gate input bias was extended to a high value. The interface trap state density was also evaluated by AC conductance and “Hi-Lo frequency” methods. Reduction of interface trap state density $D_{it}$ value from $4 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ and $3 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ at energy of -0.29 eV to $7 \times 10^{10}$ cm$^{-2}$·eV$^{-1}$ and $1 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ at energy of -0.38 eV was observed by AC conductance method and “Hi-Lo” frequency method, respectively.
Table of Contents

Acknowledgements.................................................................................. i
Abstract........................................................................................................ iv
Table of Contents............................................................................................ vi
List of Figures.................................................................................................... ix
List of Tables...................................................................................................... xvi
Chapter 1 Introduction....................................................................................... 1
  1.1 GaN Compound Semiconductor Technology ............................................... 1
  1.2 Characteristics of GaN HEMTs.................................................................. 5
  1.3. Basic Device Characteristics of GaN HEMTs .............................................. 10
  1.4 High-\textit{k} Gate Dielectric for GaN-based Transistors................................. 12
  1.5 Motivations and Objectives........................................................................ 14
  1.6 Overview of This Thesis............................................................................. 17
  References....................................................................................................... 18
Chapter 2 Application of Gate Dielectric for AlGaN/GaN MISHEMTs .............. 26
  2.1 Introduction.............................................................................................. 26
  2.2 Impact of Surface States on AlGaN/GaN HEMTs ..................................... 26
      2.2.1 Current Collapse............................................................................... 27
      2.2.2 Surface Leakage............................................................................... 29
  2.3 Advantages of AlGaN/GaN MISHEMTs with High-\textit{k} Dielectrics as Gate
      Insulator and Passivation Layer.................................................................. 31
  2.4 Major Challenges for AlGaN/GaN MISHEMTs ......................................... 32
      2.4.1 Band Alignment between Gate Dielectric and GaN Substrate........... 32
      2.4.2 Interfacial Properties between High-\textit{k} Dielectrics and GaN
Chapter 3 Band Alignment between GaN and ZrO₂ Formed by Atomic Layer Deposition

3.1 Introduction

3.2 Deposition and Analytical Methods

3.2.1 Atomic Layer Deposition (ALD)

3.2.2 X-ray Photoelectron Spectroscopy (XPS)

3.3 Band Alignment Measurement by XPS

3.4 Band Alignment between GaN and ALD-ZrO₂ by Angle-resolved XPS Measurement

Summary

References

Chapter 4 Influence of Fabrication Process on Interfacial Chemical Bonding States between (Al)GaN and ALD-ZrO₂

4.1 Introduction

4.2 Effect of Surface Pre-treatment on Interfacial Chemical Bonding States of ALD-ZrO₂ on AlGaN

4.3 Impact of Post-Deposition Annealing on Interfacial Chemical Bonding States between ALD-ZrO₂ and GaN Substrate

4.4 Impact of Post-deposition Annealing on Interfacial Chemical Bonding States between ALD-ZrO₂ and AlGaN Substrate

Summary

References

Chapter 5 AlGaN/GaN MISHEMTs on Silicon with ALD-ZrO₂ as Gate
List of Figures

Fig.1.1 Relation between electric field and electron drift velocity for GaAs, 6H-SiC, 4H-SiC, Si, GaN and AlGaN/GaN heterostructure. 4
Fig.1.2 Wurtzite crystal structure for (a) Ga-faced and (b) N-faced. 9
Fig.1.3 AlGaN/GaN heterostructure and its band diagram. 9
Fig.1.4 DC $I$-$V$ characteristics of GaN HEMTs: (a) output curve; (b) transfer curve. 11
Fig.1.5 Schematic $I$-$V$ characteristics for GaN HEMTs operated in class A mode. 12
Fig.1.6 A typical band diagram for AlGaN/GaN MISHEMTs. 13
Fig.1.7 The saturation-current (a) and transconductance (b) in the saturation region for GaN MOSHFETs with SiO$_2$ as gate dielectric and baseline HFET devices. Drain to source voltage is 10 V. 14
Fig.2.1 (a) Schematic comparison of DC $I$-$V$ characteristics and pulse $I$-$V$ characteristics when the GaN HEMTs show current collapse issues. (b) Traps behavior in GaN HEMTs when it is under off condition. Large amount of electrons trapped at the surface will deplete the electrons in the channel. (c) Traps behavior in GaN HEMTs when it is under on condition. The emission of trapped electrons at the surface will increase the carrier density in the channel. (d) A schematic diagram to show series connection of the virtual gate induced by surface traps and transistor metal gate. 28
Fig.2.2 A simple model describing the two-dimensional variable-range hopping
(2D-VRH) assisted by AlGaN surface electron states. $I_V$ is the vertical gate leakage, while $I_S$ is the surface gate leakage.

Fig. 2.3 Band alignment between high-$k$ dielectrics and GaN substrates. $\chi$, which is the energy difference between the vacuum level and the conduction band minimum, is referred as the electron affinity. $E_g$ is the band gap. $\Delta E_V$ and $\Delta E_C$ are valence band offset (VBO) and conduction band offset (CBO) between dielectric and GaN, respectively.

Fig. 2.4 Four different types of charges and their location for dielectric layers on semiconductors.

Fig. 2.5 A simple model to describe the dependence of charge or discharge of interface traps on surface potentials.

Fig. 3.1 Typical ALD growth cycles.

Fig. 3.2 ALD growth procedure of $\text{Al}_2\text{O}_3$.

Fig. 3.3 A schematic illustration of the x-ray photoelectron spectroscopy (XPS) system and the description of electron excitations in XPS.

Fig. 3.4 Determination of band alignment between an insulator $Y$ and a semiconductor $X$ by XPS measurement method.

Fig. 3.5 The schematic band diagram describing the impact of upward band bending at GaN surface on the evaluation of valence band discontinuity $\Delta E_V$ at ZrO$_2$/GaN interface by using angle-resolved XPS measurements. The potential gradient in ZrO$_2$ layer will bring in similar effect on the evaluation of $\Delta E_V$. $q\Delta V_{zrO_2}$ is the potential drop in ZrO$_2$ oxide layer.

Fig. 3.6 A schematic cross-sectional diagram for GaN-on-Sapphire with 2 nm
thick ALD-ZrO$_2$ dielectric layer. The definition of take-off angle $\theta$ is also shown.

Fig.3.7 The measured (open circles) and fitted (lines) XPS Ga 3$d$ (a) core-level spectra and Zr 3$d$ (b) core-level spectra for 2 nm thick ZrO$_2$ on GaN obtained at different take-off angles $\theta$.

Fig.3.8 (a) Ga 3$d$ core-level position and valence band spectra (VB) for bulk GaN. The difference between Ga 3$d$ core-level (Ga-N bond) and VBM is 17.34 eV. (b) Zr 3$d$ core-level position and valence band spectra (VB) for thick ALD-ZrO$_2$ layer. The difference between Zr 3$d$ core-level (Zr 3$d_{5/2}$) and VBM is 179.43 eV. The VBM is extrapolated from the intersection point between the leading edge of the valence band spectrum and the base line.

Fig.3.9 A schematic diagram describing the change in the spectral shape of the core-levels due to surface band bending.

Fig.3.10 Dependence of measured (open squares) and simulated (solid lines) BEs on take-off angles for (a) Ga-N bond from the GaN substrate layer and (b) Zr 3$d_{5/2}$ from 2 nm thick ZrO$_2$ dielectric layer.

Fig.4.1 A schematic cross-sectional diagram for Al$_{0.5}$Ga$_{0.5}$N with 2 nm ALD-ZrO$_2$ dielectric layer for XPS measurements. The definition of take-off angle $\theta$ is also shown.

Fig.4.2 The measured (open circles) and fitted (lines) XPS Ga 3$d$ core-level spectra for 2 nm ALD-ZrO$_2$ on (a) untreated AlGaN with native oxide and (b) BOE treated AlGaN at three different take-off angles $\theta$ of 15°, 45°, and 75°.

Fig.4.3 The measured (open circles) and fitted (lines) XPS Al 2$p$ core-level
spectra for 2 nm ALD-ZrO$_2$ on (a) untreated AlGaN with native oxide and (b) BOE treated AlGaN at three different take-off angles $\theta$ of 15°, 45°, and 75°.

Fig. 4.4 The measured (open circles) and fitted (lines) XPS Ga 3$d$ core-level spectra for 2 nm ALD-ZrO$_2$ on (a) untreated GaN with native oxide and (b) BOE treated GaN at three different take-off angles $\theta$ of 15°, 45°, and 75°.

Fig. 4.5 (a) Ga-O/Ga 3$d$ ratio for ALD-ZrO$_2$ on untreated (R1) and BOE treated (R2) GaN surface as a function of take-off angles $\theta$. (b) Ga-O/Ga 3$d$ ratio for ALD-ZrO$_2$ on un-treated (S1) and BOE treated (S2) AlGaN surface as a function of take-off angles $\theta$. (c) Al-O/Al 2$p$ ratio for ALD-ZrO$_2$ on untreated (S1) and BOE treated (S2) AlGaN surface as a function of take-off angles $\theta$.

Fig. 4.6 Cross-sectional TEM images of ALD-ZrO$_2$ on (a) untreated GaN with native oxide and (b) BOE treated GaN, (c) untreated AlGaN with native oxide and (d) BOE treated AlGaN. The interfacial layer is indicated as IL.

Fig. 4.7 The measured (open circles) and fitted (lines) XPS Ga 3$d$ core-level spectra for ALD-ZrO$_2$ on GaN samples measured at take-off angle $\theta$ of 15° under different post-deposition annealing (PDA) temperatures. The as-deposited sample is indicated as N.A.

Fig. 4.8 Change of Ga-N bond binding energy (BE) and integrated XPS intensity ratio of Ga-O bond to Ga 3$d$ for ZrO$_2$/GaN samples under different post-deposition annealing (PDA) temperatures. The as-deposited sample is indicated as N.A and the dashed lines are for guidance to illustrate the trend.

Fig. 4.9 Cross-sectional TEM images of the ZrO$_2$ dielectric layers on GaN: (a) as-deposited (N.A) and (b) with a 500 °C post-deposition annealing in N$_2$ for 30
s and (c) with a 700 °C post-deposition annealing in N₂ for 30 s. The interfacial layer is indicated as IL.

Fig. 4.10 The measured (open circles) and fitted (lines) XPS Al 2p (a) core-level spectra and Ga 3d (b) core-level spectra for 2 nm ALD-ZrO₂ on Al₀.₅Ga₀.₅N samples at take-off angle θ of 90° under different PDA temperatures. The as-deposited sample is indicated as N.A.

Fig. 4.11 The measured (open circles) and fitted (lines) XPS Al 2p (a) core-level spectra and Ga 3d (b) core-level spectra for 2 nm ALD-ZrO₂ on Al₀.₅Ga₀.₅N samples at take-off angle θ of 15° under different PDA temperatures. The as-deposited sample is indicated as N.A.

Fig. 4.12 Change of integrated XPS intensity ratios of Al-O bond to Al 2p and Ga-O bond to Ga 3d for ZrO₂/Al₀.₅Ga₀.₅N samples measured at take-off angles θ of 15° and 90° of different PDA temperatures. The as deposited sample is indicated as N.A and the dashed lines are for guidance to illustrate the trend.

Fig. 4.13 Cross-sectional TEM images of the ZrO₂ dielectric layers on Al₀.₅Ga₀.₅N: (a) as-deposited (N.A), (b) annealed at 500 °C in N₂ for 30 s, and (c) annealed at 700 °C in N₂ for 30 s. The interfacial layer is indicated as IL.

Fig. 5.1 Cross-sectional diagram of the AlGaN/GaN MISHEMT utilizing ALD-ZrO₂ as the gate dielectric.

Fig. 5.2 Fabrication process flow for AlGaN/GaN MISHEMTs with 10 nm ALD-ZrO₂ as gate dielectric.

Fig. 5.3 (a) Schematic of the cross-sectional diagram of a linear TLM pattern and its equivalent circuit. (b) A typical layout of TLM patterns with different
Fig. 5.4 Evaluation of contact and sheet resistance from TLM structure.  
Fig. 5.5 Low frequency and high frequency capacitance-voltage (C-V) response of a typical n-type Si substrate MOS capacitor.  
Fig. 5.6 The energy band diagram of a typical n-type semiconductor capacitance at three different regions: (a) accumulation, (b) depletion and (c) inversion. $E_C$ is the conduction band, $E_F$ is the Fermi level, $E_i$ is the intrinsic energy level and $E_V$ is the valence band.  
Fig. 5.7 A typical C-V curve for n-type GaN-based MOS capacitors. The inversion layer cannot form even the C-V measurement is conducted under low frequency.  
Fig. 5.8 The schematic and equivalent circuit of a MIS diode: (a) the top view of the layout for a typical circular MIS diode; (b) the cross section and equivalent circuit element distribution; (c) the equivalent circuit topology.  
Fig. 5.9 (a) Simplified circuit of Fig. 5.7 (c); (b) Simplified circuit of the conventional Schottky diode and (c) Measured circuit by C-V measurements.  
Fig. 5.10 High frequency (at 1 MHz) C-V characteristics of SB and ALD-ZrO$_2$ AlGaN/GaN MIS diodes after $R_s$ is subtracted.  
Fig. 5.11 C-V curves of AlGaN/GaN MIS structures on Si with ALD-ZrO$_2$ as gate dielectric measured at high frequency (1 MHz) and low frequency (10 kHz).  
Fig. 5.12 Simplified equivalent circuit of a MIS diode for interface trap density calculation by “Hi-Lo frequency” method.
Fig.5.13 Simplified equivalent circuit of a MIS diode for interface trap density
calculation by AC conductance method.

Fig.5.14 $G_p/\omega$ versus $\omega$ for AlGaN/GaN MIS diodes with ALD-ZrO$_2$ as gate
dielectric at different gate biases. The solid lines are fitting curves.

Fig.5.15 Extracted $D_{it}$ as a function of energy obtained by “Hi-Lo frequency”
method and AC conductance method conducted at room temperature from 10
kHz to 1 MHz for AlGaN/GaN MIS diodes with ALD-ZrO$_2$ as gate
dielectric.

Fig.5.16 (a) $I_{DS}$-$V_{DS}$ characteristics for AlGaN/GaN MISHEMTs with ALD-
ZrO$_2$ as gate dielectric. (b) Comparison of transfer curves between AlGaN/GaN
MISHEMTs with ALD-ZrO$_2$ as gate dielectric and referenced AlGaN/GaN SB-
HEMTs.

Fig.5.17 Transfer characteristics of AlGaN/GaN MISHEMTs with ALD-ZrO$_2$ as
gate dielectric at $V_{DS}$=8 V and $V_{DS}$=1 V plotted in semi-log scale.

Fig.5.18 Gate $I$-$V$ characteristics of AlGaN/GaN MISHEMTs with ALD-ZrO$_2$
as gate dielectric and referenced SB-HEMTs.
List of Tables

Table 1.1 Key material properties of GaN compared with other semiconductor materials of interest. 2
Table 1.2 Four typical figures of merit (FOM) of GaN compared with other semiconductor materials of interest. All FOM values are normalized to Si. 5
Table 1.3 Major characteristics and problems associated with the major high-k candidates. 16
Table 3.1 Summary of parameters for band alignment between ALD-ZrO$_2$ and Ga-face GaN. 60
Table 5.1 Physical properties of substrates used for GaN material growth. 99
Table 5.2 Comparison of key parameters of GaN-based MISHEMTs with ZrO$_2$ as gate dielectric. 130
Chapter 1

Introduction

1.1 GaN Compound Semiconductor Technology

In the past few years, III-nitride compound semiconductors and their alloys such as GaN, AlN, AlGaN and InAlN have attracted much attention due to several advantages over Silicon (Si) such as large band gap energy, high critical electric field and high saturation drift velocity. The fundamental properties of the III-nitride compound semiconductor materials are generally attributed to the smaller bond length between constituent atoms along with their wide band gap energy [1]. Smaller bond length will lead to strong bond energy between constituent atoms, which brings in high chemical stability. Furthermore, large bond energy and smaller atom mass will also cause large phonon energy, which makes lattice scattering even more difficult to occur. This will then result in high thermal conductivity and high electron saturation drift velocity for III-nitride compound semiconductor materials. In addition, due to large band gap energy, breakdown voltage will be high and the intrinsic carrier generation rate will also be low even at high temperature [2], and thus allows for device operation at high temperature without excessive leakage current. Overall, the above-mentioned characteristics make III-nitride compound semiconductors extremely suitable for high frequency [3], high power [4], high voltage [5] and high temperature applications [6].
Among III-nitride compound semiconductors, GaN is the most investigated. Thus, in this chapter, we will concentrate on the introduction of properties of GaN. The material properties of GaN compared to other semiconductors of interest are listed in Table 1.1 [7].

Table 1.1 Key material properties of GaN compared with other semiconductor materials of interest.

<table>
<thead>
<tr>
<th>Material properties</th>
<th>Si</th>
<th>6H-SiC</th>
<th>4H-SiC</th>
<th>GaN</th>
<th>GaAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_g$(eV)</td>
<td>1.1</td>
<td>3.0</td>
<td>3.26</td>
<td>3.4</td>
<td>1.4</td>
</tr>
<tr>
<td>$E_c$(MV/cm)</td>
<td>0.3</td>
<td>2.4</td>
<td>2.0</td>
<td>3.3</td>
<td>0.4</td>
</tr>
<tr>
<td>$\varepsilon_r$</td>
<td>11.8</td>
<td>9.7</td>
<td>10</td>
<td>9.0</td>
<td>12.8</td>
</tr>
<tr>
<td>$\mu_n$($\text{cm}^2\cdot\text{V}^{-1}\cdot\text{s}^{-1}$)</td>
<td>1350</td>
<td>370</td>
<td>720</td>
<td>900</td>
<td>8500</td>
</tr>
<tr>
<td>$\nu_{\text{sat}}$($10^7$ cm/s)</td>
<td>1.0</td>
<td>2.0</td>
<td>2.0</td>
<td>2.5</td>
<td>2.0</td>
</tr>
<tr>
<td>$\kappa$($\text{W}\cdot\text{cm}^{-1}\cdot\text{K}^{-1}$)</td>
<td>1.5</td>
<td>4.5</td>
<td>4.5</td>
<td>1.3</td>
<td>0.5</td>
</tr>
</tbody>
</table>

$E_g$: band gap energy, $E_c$: breakdown electric field, $\varepsilon_r$: relative dielectric constant, $\mu_n$: electron mobility, $\nu_{\text{sat}}$: saturated drift velocity of electron, $\kappa$: thermal conductivity.

As shown in Table 1.1, large band gap energy leads to high breakdown electric field. Compared with Si and GaAs, both GaN and SiC have almost ten times higher breakdown electric field. In addition, intrinsic carrier generation rate is generally low for wide band gap energy materials, making GaN and SiC
suitable for high voltage operations while keeping low current leakage [2].

Fig.1.1 shows the relation between electric field and electron drift velocity for Si, GaAs, 6H-SiC, 4H-SiC, GaN and AlGaN/GaN heterostructure [8]. AlGaN/GaN heterostructure, which is the key component for GaN high electron mobility transistors (HEMTs) to provide a large density of electrons and high electron mobility, will be introduced in Chapter 1.2. At low electric field, the carrier velocity shows linear relation with the applied electric field. The low field mobility is defined as the slope of carrier velocity versus the electric field. In general, the mobility defines the resistivity of the material and is an important parameter for high frequency operations. As indicated in Table 1.1 and Fig. 1.1, GaAs has a high mobility, which makes it rather successful in high frequency applications. However, after a certain value of electric field, the carrier velocity gradually reaches a maximum and the carrier velocity becomes independent of the electric field. It is generally desirable that a high carrier velocity can be maintained under a high electric field. This permits high voltage and RF current to be obtained at the same time, which can result in high RF power. As indicated in Fig.1.1, SiC and GaN show higher electron saturation velocity as compared to Si and GaAs. In addition, for AlGaN/GaN heterostructure, a even higher electron saturation velocity is found. On the other hand, as wide bandgap semiconductors, SiC and GaN can work under high electric field, which make them ideal candidates for high power and high frequency transistors.
Fig.1.1 Relation between electric field and electron drift velocity for GaAs, 6H-SiC, 4H-SiC, Si, GaN and AlGaN/GaN heterostructure.

The figure of merit (FOM) is an index which combines some relevant material properties into a value to roughly estimate the relative strength of a certain material with respect to some specific device applications. Four typical FOMs of GaN compared with Si, 6H-SiC and GaAs are listed in Table 1.2 [7]. JM represents the product of frequency and power performance for high output power high frequency devices [9]. KM is a suitable index for the high temperature operation of devices [10]. BM expresses a low loss feature at low frequency [11]. While for BHM, it indicates a switching loss of a power FET at high frequency [12]. It is obvious that semiconductor materials with wide band gap energy (e.g. GaN and SiC) exhibit larger indices, which indicate that superior performance can be obtained when they are used for high power high
frequency devices.

Table 1.2 Four typical figures of merit (FOM) of GaN compared with other semiconductor materials of interest. All FOM values are normalized to Si.

<table>
<thead>
<tr>
<th>FOM</th>
<th>Si</th>
<th>6H-SiC</th>
<th>4H-SiC</th>
<th>GaN</th>
<th>GaAs</th>
</tr>
</thead>
<tbody>
<tr>
<td>JM</td>
<td>1</td>
<td>260</td>
<td>180</td>
<td>760</td>
<td>7.1</td>
</tr>
<tr>
<td>KM</td>
<td>1</td>
<td>4.68</td>
<td>4.61</td>
<td>1.6</td>
<td>0.45</td>
</tr>
<tr>
<td>BM</td>
<td>1</td>
<td>110</td>
<td>130</td>
<td>650</td>
<td>15.6</td>
</tr>
<tr>
<td>BHM</td>
<td>1</td>
<td>16.9</td>
<td>22.9</td>
<td>77.8</td>
<td>10.8</td>
</tr>
</tbody>
</table>

JM: Johnson’s figure of merit=$\left(\frac{E_c \cdot \nu_{sat}}{\pi}\right)^2$, KM: Keyes’s figure of merit=$\kappa \left(\frac{\nu_{sat}}{\varepsilon}\right)^{1/2}$, BM: Baliga’s figure of merit=$\varepsilon \cdot \mu_n \cdot E_c^3$, BHM: Baliga’s high frequency figure of merit=$\mu_n \cdot E_c^2$.

1.2 Characteristics of GaN HEMTs

The High Electron Mobility Transistors (HEMTs), which is also known as Heterostructure Field-Effect Transistors (HFETs), was first reported in 1980 [13]. The unique feature of HEMTs is their heterostructures. By growing a semiconductor material with wider band gap energy on top of another undoped semiconductor material with narrower band gap energy, an electron potential is formed at the heterointerface due to the conduction band offset $\Delta E_c$ of the two materials. A two-dimensional electron gas (2DEG) channel is then generated with the confinement of the electrons in the potential well. For conventional III-
V based HEMTs, the modulation-doped barrier layer (semiconductor with wider band gap energy) is the main source to provide carriers for 2DEG channel. Owing to the potential barrier at the heterointerface, the electrons are separated from the ionized donors and highly confined in the 2DEG channel, which lead to the reduction of the scattering effect between the remaining ionized donors and the electrons. Thus, a high mobility and carrier density can be obtained from this feature, which facilitate the utilization of HEMTs for high power and high frequency applications [13].

In the early 1990s, promising progress in growing III-nitride epitaxial layers with high quality was achieved by utilizing metal organic chemical vapor deposition (MOCVD) method [14,15]. The AlGaN/GaN heterojunction was first reported in 1991 [16]. Since the first demonstration of AlGaN/GaN HEMTs in 1993 by Khan et al. [17], comprehensive investigations have been explored on GaN-based HEMTs in the last two decades. GaN-based HEMTs are now attracting great attention for amplifier operating at high power levels, high temperature and high frequency, which are ascribed to the excellent properties of AlGaN/GaN heterostructures. A wide range of application areas have been explored for GaN-based HEMTs, including high frequency Monolithic Microwave Integrated Circuits (MMICs) [18], high power amplifiers for wireless base station [19], and high voltage electronic devices for power transmission lines [20], etc.

The fundamentals of GaN-based HEMTs are different to that of conventional
III-V based HEMTs like GaAs, GaN-based HEMTs have a distinct origin of 2DEG, namely spontaneous and piezoelectric polarization induced 2DEG [21]. Owing to the strong spontaneous and piezoelectric polarization effect, a conductive channel with a high-density of sheet carriers can be obtained even without intentional doping in the barrier layer (semiconductor material layer with wider band gap energy) for GaN-based HEMTs [22].

As mentioned above, GaN-based semiconductor materials have a unique property compared to conventional III-V semiconductors like GaAs—a rather strong polarization field inside the crystal, which is more than five times of that of GaAs [23]. Prominent influences on the electronic characteristics of GaN-based HEMTs will be introduced by the polarization field. The polarization for the GaN-based HEMTs can be divided into two types, namely the spontaneous polarization and the piezoelectric polarization. In general, spontaneous polarization refers to the polarization at heterointerface without any strain, which are mainly determined by the net charge at the crystal growth front. On the other hand, piezoelectric polarization results from the difference between lattice constants of III-N semiconductors of the heterostructures. Generally, piezoelectric polarization increases as the strain at the interface raises [23].

For spontaneous polarization, the direction of the polarization field in nitride-based materials relies on the polarity of the crystal [24]. Along the common growth direction (c-axis) for hexagonal wurtzite structure of nitride-based materials, the atoms are arranged in bi-layers. These bi-layers contain two
closely spaced hexagonal layers, one generated by Ga atoms and the other
generated by N atoms. If the surface has [0001] polarity, the top position of the
{0001} crystal plane are Ga atoms and it is refered as Ga-face (Fig.1.2.(a)). In
contrast, [000\overline{1}] polarity has only N atoms at the surface and is refered as N-
face (Fig.1.2.(b)). Ga-face and N-face surfaces of GaN are not equivalent and
have different chemical and physical properties [23]. N-face crystals are
chemically active and make wet chemical etching of the material possible, but
suffer serious rough surface morphology and high background carrier
concentration issues. In contrast, Ga-face crystals have much smoother surface
morphology and lower background carrier concentration, which are
advantangeous for buffer resistivity and thus beneficial for electrical device
isolation. However, it can only be etched away by using plasma etching method
[25]. Anyway, despite of etch issue, Ga-face cryatals have superior electron
transport properties and thus are preferred for device operation [26]. Therefore,
for nitride-based semicondutor HEMTs, we generally discuss about Ga-face
devices unless specifically mentioned.

For piezoelectric polarization, when a thin AlGaN barrier is deposited on the
GaN channel layer to form AlGaN/GaN heterostructure, strain will be induced
due to the lattice mismatch between these two layers and this strain will yield a
piezoelectric polarization. In general, as compared to other traditional III-V
semiconductor materials like GaAs, the piezoelectric polarization for nitride-
based materials is significantly larger [27]. Increasing the Al-content in the
strained AlGaN will lead to a further increase in piezoelectric polarization.
Fig. 1.2 Wurtzite crystal structure for (a) Ga-faced and (b) N-faced.

Fig. 1.3 AlGaN/GaN heterostructure and its band diagram.

The typical energy band profile for AlGaN/GaN heterostructure is indicated in Fig. 1.3 [7]. Obviously, piezoelectric and spontaneous polarization difference
between the AlGaN barrier and GaN channel layer will yield positive charges at the interface. The positive charges will attract electrons and lead to the accumulation of electrons at the interface to generate a 2DEG channel. A typical sheet carrier density of $\sim 10^{13}$ cm$^{-2}$ for a 2EDG channel was reported for the AlGaN/GaN heterostructure [26].

1.3. Basic Device Characteristics of GaN HEMTs

The basic DC behavior of GaN HEMTs are generally characterized by two important parameters: the saturation current $I_{DS}$ and the transconductance $g_m$.

A typical DC $I-V$ output curves of the GaN HEMT devices are shown in Fig.1.4 (a). The dotted parabola in Fig.1.4 (a) indicates saturation voltage. It is the drain to source voltage at which the drain current saturates under a given $V_{GS}$. This parabola separates the output curve into linear and saturation regions.

Transconductance $g_m$ is one of the most important indicators for device microwave applications. It has strong relations with device gain and high frequency properties. The transconductance is defined as [28]:

$$g_m = \frac{\partial I_{DS}}{\partial V_{GS}} |_{V_{DS} = \text{constant}}$$  \hspace{1cm} (1.1)

The transconductance $g_m$ as a function of $V_{GS}$ is shown in Fig. 1.4 (b).
Fig. 1.4 DC I-V characteristics of GaN HEMTs: (a) output curve; (b) transfer curve.

For GaN HEMT high power applications, the output density \( P_{\text{out}} \) and the power added efficiency (PAE) are two important parameters. Fig. 1.5 shows the typical I-V curves for GaN HEMTs operated in class A mode. In class A operation, the maximum output power delivered from GaN HEMTs is given by [29]:

\[
P_{\text{out}} = \frac{I_{\text{dmax}}(V_{\text{BR}} - V_{\text{knee}})}{8}
\]

where \( I_{\text{dmax}} \) means the maximum drain current, \( V_{\text{BR}} \) means the breakdown voltage and \( V_{\text{knee}} \) is the knee voltage. It is clear from equation 1.2 that to achieve high power the values of \( V_{\text{BR}} \) and \( I_{\text{dmax}} \) should be as large as possible.

For class A operation, the PAE of the device can be written in terms of the power gain as:
\[ PAE = \frac{P_{\text{out}} - P_{\text{in}}}{P_{\text{DC}}} = \frac{P_{\text{out}}}{P_{\text{DC}}} (1 - \frac{1}{G_a}) = \frac{1}{2} \left(1 - \frac{1}{G_a}\right) \]  

(1.3)

where \( G_a \) is the power gain of the device. It is obvious from equation 1.3 that the maximum value (50%) of PAE for class A operation can be obtained with the infinity power gain \( G_a \).

Fig. 1.5 Schematic \( I-V \) characteristics for GaN HEMTs operated in class A mode.

### 1.4 High-\( k \) Gate Dielectric for GaN-based Transistors

Although GaN-based HEMTs have shown their great potential for high frequency high power applications, one critical issue that further limits the performance and reliability of GaN-based HEMTs is the high gate leakage current. In general, high gate leakage current will reduce the power added efficiency [30] and breakdown voltage [31] and increase minimum noise figure.
(\( NF_{\text{min}} \)) of GaN-based HEMTs [32]. To overcome the above problems, GaN Metal-Insulator-Semiconductor HEMTs (MISHEMTs) are employed. As illustrated in Fig.1.6, through the insertion of the dielectric layer between gate and underlying GaN-based substrates, significantly larger potential barrier between the gate metal and conductive channel will be provided and this will effectively suppress the gate leakage current and keep a reasonably larger gate voltage swing. In addition, the gate dielectric can also acts as a surface passivation to reduce current collapse and surface leakage for GaN HEMTs. As current collapse and surface leakage are two important device operational issues related to GaN MISHEMTs, detailed introduction will be conducted in Chapter 2.

![Fig.1.6 A typical band diagram for AlGaN/GaN MISHEMTs.](image)

In the early stage, GaN-based MISHEMTs with SiO\(_2\) and Si\(_3\)N\(_4\) as the gate dielectric have been proven to be a good method to suppress the aforementioned gate leakage issue [33-35]. However, as indicated in Fig.1.7, a
prominent reduction in transconductance $g_m$ and a severe shift of threshold voltage $V_{th}$ were observed for MISHEMTs utilizing Si$_3$N$_4$ and SiO$_2$ as gate dielectric [34]. However, the usage of high-$k$ dielectric is helpful to overcome these issues. Due to the larger dielectric constant, more efficient gate modulation can be obtained for GaN-based MISHEMTs with high-$k$ dielectric, which will bring in a slighter reduction in $g_m$ along with a moderate shift of $V_{th}$ [36].

Fig.1.7 The saturation-current (a) and transconductance (b) in the saturation region for GaN MOSHFETs with SiO$_2$ as gate dielectric and baseline HFET devices. Drain to source voltage is 10 V.

1.5 Motivations and Objectives

Major characteristics, merits and drawbacks of the potential high-$k$ candidates are summarized in Table.1.3 [37,38]. It is obvious from Table. 1.3 that there is
no perfect high-\( k \) materials in terms of all material properties. For example, \( \text{Al}_2\text{O}_3 \) has a large bandgap and good thermal stability, but exhibits a medium dielectric constant. While, on the other hand, \( \text{Ti}_2\text{O}_5 \) shows a high dielectric constant, but its bandgap is too small.

However, due to its high dielectric constant (~25) [39,40] and large band gap energy (~5.6 eV) [41,42], \( \text{ZrO}_2 \) is a good option among the listed high-\( k \) candidates in terms of overall material properties. Compared with \( \text{ZrO}_2 \) prepared by other techniques [43-46], atomic layer deposition (ALD) technique has the advantages of high uniformity, precise thickness control down to atomic scale, good coverage and low trap defect density and so on [47,48]. However to-date, comprehensive study was not carried out in AlGaN/GaN MISHEMTs on Si with ALD-ZrO\(_2\) as the gate dielectric. On the other hand, the interfacial properties between GaN-based substrates and ALD-ZrO\(_2\) play a significant role in determining the device performance. In general, the process conditions during device fabrication have great influence on interfacial properties. Unfortunately, so far, only a few studies have been carried out on the analysis of interfacial properties between ALD-ZrO\(_2\) and GaN-based semiconductors on the influence of fabrication processes. In this thesis, detailed investigations of high-\( k \) \( \text{ZrO}_2 \) gate dielectric deposited by ALD on GaN-based semiconductors will be carried out.
Table 1.3 Major characteristics and problems associated with the major high-\(k\) candidates.

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>Dielectric Constant (k)</th>
<th>Bandgap (eV)</th>
<th>Merits</th>
<th>Drawbacks</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\text{Al}_2\text{O}_3)</td>
<td>9-10</td>
<td>8.8</td>
<td>Large (E_g) Amorphous Good thermal stability</td>
<td>Medium (Q_{ox}) Medium (k)</td>
</tr>
<tr>
<td>(\text{Ta}_2\text{O}_5)</td>
<td>25</td>
<td>4.4</td>
<td>High (k)</td>
<td>Small (E_g)</td>
</tr>
<tr>
<td>(\text{La}_2\text{O}_3)</td>
<td>27</td>
<td>5.8</td>
<td>High (k) Better thermal stability</td>
<td>Moisture absorption High (Q_{ox})</td>
</tr>
<tr>
<td>(\text{Y}_2\text{O}_3)</td>
<td>15</td>
<td>6</td>
<td>Large (E_g)</td>
<td>Low crystalline temperature</td>
</tr>
<tr>
<td>(\text{HfO}_2)</td>
<td>25</td>
<td>5.6</td>
<td>Most suitable compared with other candidates</td>
<td>Crystallization</td>
</tr>
<tr>
<td>(\text{ZrO}_2)</td>
<td>25</td>
<td>5.6</td>
<td>Most suitable compared with other candidates</td>
<td>Crystallization</td>
</tr>
</tbody>
</table>
1.6 Overview of This Thesis

This thesis mainly focuses on the application of ALD-ZrO₂ as high-\( k \) gate dielectric for GaN-based transistors.

In chapter 2, a review of the influence of surface traps on devices performance such as current collapse and surface leakage is introduced to better understand the importance of the insertion of high-\( k \) dielectric materials as gate insulator and passivation layer for AlGaN/GaN HEMTs. Two major challenges presented for AlGaN/GaN MISHEMTs, which are band alignment and interfacial properties between ALD-ZrO₂ and GaN-based semiconductors, will also be discussed.

In chapter 3, basic information related to the deposition and analytical methods, which are atomic layer deposition (ALD) and X-ray photoelectron spectroscopy (XPS), is introduced in the first part. In the following part, angle-resolved XPS measurements combined with mathematical calculations utilized to determine the band alignment between ALD-ZrO₂ and GaN substrate are introduced.

In chapter 4, a comprehensive study on the influence of device fabrication processes on the interfacial properties between ALD-ZrO₂ and GaN-based semiconductors are conducted. X-ray photoelectron spectroscopy (XPS) and high-resolution transmission electron microscope (HR-TEM) are utilized to analyze the interfacial chemical bonding states and observe the interfacial layers, respectively. The interfacial trap states induced by the sub-oxide layers
formed at the interface are highly relied on the surface pre-treatment method before ALD deposition and post-deposition annealing (PDA) temperatures.

In chapter 5, AlGaN/GaN MISHEMTs on Si with 10 nm thick ALD-ZrO$_2$ as gate dielectric are demonstrated. The analysis of interface trapping effects is also conducted. For AlGaN/GaN MISHEMTs, owing to the use of ALD-ZrO$_2$, the reverse gate leakage current is effectively suppressed and forward gate input bias is extended to a higher value. In addition, low interface trap state density is also confirmed by “Hi-Lo frequency” and AC conductance methods.

In chapter 6, the most inspiring results of this thesis are summarized and recommendations for the future work based on current studies are also proposed.

**References**


[45] K. Balachander, S. Arulkumaran, H. Ishikawa, K. Baskar, and T. Egawa,


Chapter 2

Application of Gate Dielectric for

AlGaN/GaN MISHEMTs

2.1 Introduction

AlGaN/GaN HEMTs have demonstrated their excellent performance in high frequency [1], high power [2], and low noise applications [3]. Currently, the two main factors that further limit the reliability and performance of AlGaN/GaN HEMTs are their large gate leakage current [4] and severe current collapse [5]. The surface traps may be the main contribution to the above-mentioned issues. By the insertion of high-\(k\) dielectrics as gate insulator and passivation layer for AlGaN/GaN MISHEMTs, gate leakage and current collapse problem can be significantly mitigated. In this chapter, mechanisms for current collapse and surface leakage caused by surface states will be illustrated. In addition, the benefits and major challenges for AlGaN/GaN MISHEMTs will also be discussed.

2.2 Impact of Surface States on AlGaN/GaN HEMTs

Traps are generally referred as the energy states located in the bandgap of a semiconductor or an insulator. The origins of traps could be attributed to a
combined result of many different factors, such as dislocations, defects in crystal or the incorporation of the impurities. There are mainly two types of trap states, namely acceptor-like and donor-like traps [6,7]. For acceptor-like traps, they will get negatively charged when occupied by electrons and keep neutral when empty. On the other hand, for the donor-liked traps, they become neutral once occupied by electrons and get positively charged when empty [6,7]. The traps at the surface of the semiconductors have great impact on the device operation and performance. For GaN-based HEMTs, the surface traps will cause severe issues including current collapse [8-10] and surface leakage [11].

2.2.1 Current Collapse

The current collapse is defined as the discrepancy between the DC and pulse measurement of $I$-$V$ curves. As indicated in Fig.2.1 (a), pulse $I$-$V$ measurements are realized by applying a pulse signal which drives the device from a defined quiescent point $Q$ (generally a high off state below breakdown) to points of the $I$-$V$ curves in order to show the $I$-$V$ characteristics. When GaN HEMTs are biased under a high $V_{DS}$ off-state condition, a high electric field will exist at the side of the Schottky gate close to the drain. Such high electric field will lead to an injection of electrons from the gate metal to the surface traps [12,13]. As a consequence, the channel below is depleted by the trapped electrons (Fig.2.1 (b)). When GaN HEMTs are turned on, the trapped electrons could emit from the traps and increase the current in the channel (Fig.2.1 (c)). However, if the
Fig.2.1 (a) Schematic comparison of DC $I$-$V$ characteristics and pulse $I$-$V$ characteristics when the GaN HEMTs show current collapse issues. (b) Traps behavior in GaN HEMTs when it is under off condition. Large amount of electrons trapped at the surface will deplete the electrons in the channel. (c) Traps behavior in GaN HEMTs when it is under on condition. The emission of trapped electrons at the surface will increase the carrier density in the channel. (d) A schematic diagram to show series connection of the virtual gate induced by surface traps and transistor metal gate.

traps are deep in the bandgap, the emission process is considerably slow. As a consequence, the slow recovery of the current during pulse on-state transient in the channel will lead to higher on-resistance ($R_{ON}$) and low saturated channel
current $I_{d\text{max}}$ as depicted in Fig.2.1 (a). The region over which the 2DEG depletion spread can be referred as “virtual gate” $V_G$, which is firstly proposed by Vetury [14]. As indicated in Fig.2.1 (d), the virtual gate forms a series connection with the metal gate and this connection can control the current flow in the channel under pulse on-state transient [14,15].

The maximum output power delivered from GaN HEMTs is given by [16]:

$$P_{\text{out}} = \frac{I_{d\text{max}}(V_{BD} - V_{\text{knee}})}{8} \quad (2.1)$$

where $I_{d\text{max}}$ means the maximum drain current, $V_{BD}$ means the breakdown voltage and $V_{\text{knee}}$ is the knee voltage. As can be seen from Fig.2.1 (a), with the presence of surface traps in GaN HEMTs, the $V_{\text{knee}}$ moves towards a higher $V_{DS}$ value and $I_{d\text{max}}$ drops to a lower $I_{DS}$ value, which will lead to a reduction of overall output power during switching (pulse characteristics). On the other hand, due to the increase in the $R_{\text{ON}}$, dynamic conduction losses during switching will also occur. Overall, due to current collapse, the high frequency characteristics of GaN HEMTs are not able to match those predicted by DC performance.

### 2.2.2 Surface Leakage

For GaN HEMTs, except the vertical gate leakage through one-dimensional transport at Schottky interface, surface leakage by lateral injection of electrons
to the AlGaN surface through the edge of the gate will also cause instability in device operation [17,18]. J. Kotani [17] and Z. H. Liu [18] reported that two-dimensional variable-range hopping (2D-VRH) assisted by a high-density of electronic states at the AlGaN surface could be the possible mechanism for surface leakage current. Fig.2.2 demonstrates a simple model for the generation of surface leakage current in the vicinity of the Schottky gates assisted by surface states [17]. As indicated in Fig.2.2, high electric field at the gate metal edge will bring in lateral injection of electrons to AlGaN surface electronic states through the tunneling. With the assistance of 2D-VRH conduction through the high-density AlGaN surface electronic states, these laterally injected electrons could propagate towards drain electrode and then generate the surface leakage current.

![Diagram showing variable-range hopping](image)

**Fig.2.2** A simple model describing the two-dimensional variable-range hopping (2D-VRH) assisted by AlGaN surface electron states. $I_V$ is the vertical gate leakage, while $I_S$ is the surface gate leakage.
2.3 Advantages of AlGaN/GaN MISHEMTs with High-\(k\) Dielectrics as Gate Insulator and Passivation Layer

By incorporation of dielectrics as gate insulator for AlGaN/GaN MISHEMTs, device performance is effectively improved owing to the reduction of gate leakage current. In addition to be utilized as a gate insulator, gate dielectric can also serve as a passivation layer to passivate surface traps for AlGaN/GaN HEMTs. Through the passivation, device reliability issues caused by surface traps such as current collapse and surface leakage can also be effectively mitigated.

To date, a number of dielectrics have been considered as surface passivation layer and gate insulator for AlGaN/GaN HEMTs. In the early stage, \(\text{Si}_3\text{N}_4\) [19,20] and \(\text{SiO}_2\) [21] were the extensively researched gate dielectric for AlGaN/GaN MISHEMTs. This is largely related to their widespread usage in Si-based CMOS technologies. However, due to their low dielectric constant, a significant unexpected decrease in transconductance \(g_m\) [22] and an obviously large threshold voltage \(V_{th}\) shift to negative side [22] were observed, which is rather detrimental for high frequency operation for AlGaN/GaN MISHEMTs.

To solve these problems, high permittivity (high-\(k\)) dielectric are utilized. Owing to the high dielectric constant, more efficient gate modulation over the 2DEG channel is achieved. It only causes a slight reduction in \(g_m\) [23] and a moderate shift of the \(V_{th}\) [23]. During the last few years, prominent progress has been achieved on AlGaN/GaN MISHEMTs using high-\(k\) materials including
Sc$_2$O$_3$ [24], MgO [24], Al$_2$O$_3$ [25], HfO$_2$ [26,27], ZrO$_2$ [27] and their related gate stacks [28] as the gate insulator and passivation layer.

2.4 Major Challenges for AlGaN/GaN MISHEMTs

In addition to high dielectric constant property, the criteria to choose high-$k$ material as gate insulator and passivation layer include their band gap energy, critical breakdown electric field, chemical properties, thermal properties etc. However, in order to effectively reduce gate leakage current and passivate surface traps, two most important considerations are band alignment and interfacial properties between high-$k$ dielectric and GaN-based semiconductor substrate.

2.4.1 Band Alignment between Gate Dielectric and GaN Substrate

Ideally, a high-$k$ gate insulator should have a large band gap and a reasonably high dielectric constant. However, the two properties are often inversely related for high-$k$ materials [29]. Thus, the band alignment between gate dielectric and GaN substrate is a critical issue to inhibit gate leakage. As depicted in Fig.2.3, two major quantities used to evaluate the band alignment between high-$k$ dielectrics and GaN substrates are conduction band offset (CBO) and valence band offset (VBO). The CBO is the difference between the minimum in the
conduction band of two materials; while VBO is difference between the maximum in the valence band of two materials. In order to use high-

$k$ materials as gate insulator in GaN-based transistors, it should have sufficiently high (> 1.0 eV) tunneling barrier to both holes (VBO) and electrons (CBO) to suppress gate leakage [30].

Fig.2.3 Band alignment between high-$k$ dielectrics and GaN substrates. $\chi$, which is the energy difference between the vacuum level and the conduction band minimum, is referred as the electron affinity. $E_g$ is the band gap. $\Delta E_V$ and $\Delta E_C$ are valence band offset (VBO) and conduction band offset (CBO) between dielectric and GaN, respectively.

2.4.2 Interfacial Properties between High-$k$ Dielectrics and GaN Substrates

For a simple dielectric-semiconductor system, four types of charges are generally identified. As indicated in Fig.2.4, they are mobile oxide charge,
Fig. 2.4 Four different types of charges and their location for dielectric layers on semiconductors.

Fig. 2.5 A simple model to describe the dependence of charge or discharge of interface traps on surface potentials.

Among these charges, the interface trapped charges, which can electrically communicate with the underlying semiconductor have prominent impacts on device performance. In general, the interface trapped charges are mainly caused by structural defects, oxidation-induced defects, metal impurities or other defects introduced by bond breaking processes (such as radiation or hot electrons), and they are located at the interface between dielectric layers and semiconductors [31]. It is shown in Fig. 2.5 that the charge or discharge of
interface traps is highly depending on the surface potential [31]. Since the presence of the interface trapped charges can be ascribed to the dangling bonds at the interface between the insulator and semiconductor, high quality interfacial properties between gate dielectric and GaN is a key factor to realize GaN-based devices with excellent performance.

For AlGaN/GaN MISHEMTs, unintentional and uncontrolled surface oxidation of GaN-based semiconductors during the fabrication was reported to result in side effects on device performance such as high gate leakage [32-34], low breakdown [35], threshold voltage shift [36] and severe current collapse [33,34,37]. The interface disorder caused by such oxidation will introduce a high density of interface states at GaN-based semiconductor surface [38-42]. Removal or passivation of such oxygen-induced surface traps can mitigate the above issues. In recent years, surface treatment before dielectric deposition was reported to be an effective method to reduce trap density associated with sub-oxide layers at the surface [32,33].

**Summary**

Surface traps of AlGaN/GaN HEMTs result in severe current collapse and large surface leakage. The use of high-\(k\) dielectrics as gate insulator and passivation layer is an effective method to alleviate these issues. However, in order to effectively reduce the gate leakage current, reasonably large VBO and CBO are
required for high-$k$ materials. On the other hand, interfacial properties between high-$k$ dielectrics and GaN-based semiconductors could deteriorate due to the unintentional and uncontrolled surface oxidation during AlGaN/GaN MISHEMTs fabrication. The sub-oxide layer, which results in high density of interfacial traps should be removed or passivated to improve device performance.

References


Chapter 3

Band Alignment between GaN and ZrO$_2$

Formed by Atomic Layer Deposition

3.1 Introduction

Excellent electrical characteristics of GaN-based MISHEMTs with the utilization of ultrathin high-$k$ ZrO$_2$ dielectric as gate insulator and passivation layer have been investigated recently [1-6]. One of the main parameters, which has great impact on the properties of GaN-based MIS structures, is the band alignment between gate dielectric layer and GaN substrate. In order to maintain low gate leakage current and smaller effective oxide thickness, a large conduction band discontinuity $\Delta E_C (> 1$ eV) between ZrO$_2$ oxide layer and GaN is required [7]. However, so far, $\Delta E_C$ at the ZrO$_2$/GaN interface has not been experimentally investigated. In this chapter, band alignment between atomic layer deposited (ALD) ZrO$_2$ and GaN is evaluated by using angle resolved XPS measurements combined with numerical calculations.

3.2 Deposition and Analytical Methods

3.2.1 Atomic Layer Deposition (ALD)

Atomic Layer Deposition (ALD) technique is capable of depositing ultrathin
films and now it is widely applied in semiconductor, optical, photovoltaic, and medical devices [8]. ALD has the ability to control the deposited film thickness down to atomic scale with a high precision and thus can generate pinhole free coatings with excellent thickness uniformity, even deep inside trenches with high aspect ratio [9].

Fig.3.1 Typical ALD growth cycles.

The main advantage for ALD technique is that the ALD process isolates the chemical vapor deposition (CVD) process into two parts and keeps the precursors separated during the reaction. As illustrated in Fig.3.1, a single ALD cycle generally contains four steps [10]: 1) Pulse of the first precursor into the chamber, 2) Purge the chamber to remove the non-reacted precursors and by-product gases, 3) Pulse of the second precursor, 4) Purge the reaction chamber again. After one cycle with four steps, a monolayer of film is then formed. In general, two major fundamental mechanisms are involved during ALD process, which are chemisorption saturation process and the sequential chemical
Fig. 3.2 ALD growth procedure of Al₂O₃.
reaction process. Since exactly one monolayer of film can be generated by one growth cycle, the number of the growing cycles can be utilized to precisely control the thickness of the deposited film. However, to optimize the ALD process, the precursor dose and purge time should be well-controlled [11]. Insufficient dose time will lead to unsaturated chemisorption at surface and thus bring in uniformity issue. On the other hand, insufficient purge can leave gas-phase residues, which will cause CVD-type reactions when the next precursor is introduced. The unexpected CVD-type reactions will degrade film qualities by introduction of a high density of defects.

An example of depositing Al$_2$O$_3$ using Trimethylaluminum (TMA) and H$_2$O as precursors in ALD system is illustrated in Fig.3.2 [8]. Precursors TMA and H$_2$O are alternatively pulsed into the chamber to deposit the Al$_2$O$_3$ film.

### 3.2.2 X-ray Photoelectron Spectroscopy (XPS)

As illustrated in Fig.3.3, the basic working principle of XPS is the photoelectric effect. In this process, with the absorption of an incident photon ($h\nu$), a core-level electron of the atom will be emitted with a characteristics kinetic energy ($KE$). The binding energy ($BE$) of the electron can thus be calculated as follows:

$$BE = h\nu - KE - \phi_{spec},$$

where $\phi_{spec}$ is the spectrometer workfunction. This parameter accounts for the energy loss of the emitted electron during its passing through the apparatus until
the final detection and needs to be properly calibrated to ensure an accurate determination of peak positions. During the calculation of the BEs, fermi-level is commonly used as the reference. The XPS spectral lines are identified by the shell where the electrons are ejected (like 1s, 2s, 2p, etc.).

![Diagram of XPS system and electron excitations](image)

**Fig. 3.3** A schematic illustration of the x-ray photoelectron spectroscopy (XPS) system and the description of electron excitations in XPS.

The energy of the emitted photoelectrons from a sample gives a spectrum containing a series of peaks and the binding energy of the peaks is the characteristics of each element in the sample. In general, the binding energy for a core-level electron from an atom is the competitive result between the
coulomb interactions with other electrons and attractive force from the nucleus. Through the screening effect, reduction of the attraction from the nucleus for a core-level electron could occur with the interactions with its surrounding electrons. If the atom is bound to another atom with a larger electronegativity, some outer-shell electrons of this atom could be transferred to its neighbor atoms owing to the chemical reactions, which will result in a reduction of coulomb interaction between the remaining electrons, and cause the effective increment of the binding energy. For example, an increase in oxidation state of one element in sample will cause the binding energy to increase due to the decrease in the screening of other bound electrons from the ion core. The above phenomenon makes XPS a powerful analytical technique utilized not only for estimating the elemental composition but also chemical states of the elements in sample [12]. Due to the limited sampling depth of XPS (<10 nm), XPS is thus a powerful tool to determine the interfacial chemical bonding environment between dielectrics and semiconductors.

As presented in Fig.3.3, X-ray source and analysis system are the two key components for a XPS spectrometer. The characteristic X-rays will be generated with the acceleration of electrons emitted from a hot filament through a high voltage onto a metal anode. Al and Mg are the two most commonly used anodes and their corresponding photon energies are 1486.7 eV and 1253.6 eV, respectively. In order to provide a higher resolution, a monochromator is used for X-ray sources. The function of the X-ray monochromator is designed to generate a narrow X-ray line through Bragg’s diffraction in a crystal lattice.
With the utilization of the analysis system, which mainly consists of analyzers
and detectors, kinetic energy of the photonelectrons can be obtained.

3.3 Band Alignment Measurement by XPS

As discussed in Chapter 2, the two major quantities used to describe the band
alignment between gate insulator and semiconductor substrate are the
conduction band discontinuity $\Delta E_C$ (or conduction band offset CBO) and
valence band discontinuity $\Delta E_V$ (or valence band offset VBO). In order to use
high-$k$ materials as the gate insulator for AlGaN/GaN MISHEMTs, the $\Delta E_C$ and
$\Delta E_V$ between the potential gate dielectric and GaN substrate should be large
enough ($> 1$ eV) to effectively suppress both electron and hole gate leakage.

Among the different methods of determining band alignment, the XPS
measurement method, which was first reported by Kraut [13] on the estimation
of $\Delta E_V$ of Ge/GaAs heterojunctions, is believed to provide a high accuracy.
Through the XPS measurement of the energy difference between core-
level position and the valence band maximum (VBM) for each bulk material and the
energy of the core-level positions at the interface, the calculations of $\Delta E_V$ and
$\Delta E_C$ between semiconductor X and insulator Y shown in Fig.3.4 are given by
the following expressions [13]:

$$\Delta E_V = [E_{X,CL}^V(b) - E_{Y,CL}^V(b)] - [E_{X,CL}^V(b) - E_{Y,CL}^V(b)] - \Delta E_{CL}, \quad (3.2)$$

$$\Delta E_{CL} = [E_{X,CL}^V(i) - E_{Y,CL}^V(i)]. \quad (3.3)$$
\[ \Delta E_c = E^Y_g - E^X_g - \Delta E_v , \]  

(3.4)

where \( E^X_{cl}(b) - E^X_v(b) \) and \( E^Y_{cl}(b) - E^Y_v(b) \) are the differences between core-level energy and VBM for bulk material of semiconductor X and insulator Y, respectively. \( \Delta E_{cl} = E^X_{cl}(i) - E^Y_{cl}(i) \) is the energy difference between core-level positions of semiconductor X and insulator Y at the interface.

Fig. 3.4 Determination of band alignment between an insulator Y and a semiconductor X by XPS measurement method.

3.4 Band Alignment between GaN and ALD-ZrO\(_2\) by Angle-resolved XPS Measurement

For a polar semiconductor like GaN or AlN, large polarization combined with
Fig. 3.5 The schematic band diagram describing the impact of upward band bending at GaN surface on the evaluation of valence band discontinuity $\Delta E_V$ at ZrO$_2$/GaN interface by using angle-resolved XPS measurements. The potential gradient in ZrO$_2$ layer will bring in similar effect on the evaluation of $\Delta E_V$. $q\Delta V_{ZrO_2}$ is the potential drop in ZrO$_2$ oxide layer.

Possible surface Fermi-level pinning caused by surface defects will bring in sharp surface band bending in GaN-based semiconductors [14-19]. On the other hand, potential gradient could also exist in high-$k$ dielectric, which could be attributed to the possible fixed/trapped charges presented in the oxide layers [20-23]. In such case, $\Delta E_V$ at the ZrO$_2$/GaN interface measured by commonly used XPS method with a fixed take-off angle $\theta$ could be erroneous. As indicated in Fig.3.5, if strong band bending occurred at GaN surface, the $\Delta E_V$ value
evaluated by XPS method with a fixed take-off angle $\theta$, especially when measured under a large take-off angle $\theta$, could deviate a lot from the theoretical result. To overcome this problem, angle-resolved XPS measurements combined with numerical calculations could be the possible method to ensure a better prediction of $\Delta E_V$ at ZrO$_2$/GaN interface [24-27].

In order to measure the $\Delta E_V$ at ZrO$_2$/GaN interface by XPS method, ZrO$_2$ with different thicknesses were deposited on un-doped GaN-on-sapphire substrates with ALD. The wafers were grown by MOCVD utilizing a commercial reactor. A GaN-on-sapphire substrate and a 30 nm thick ZrO$_2$ layer on GaN were used to obtain GaN and ZrO$_2$ bulk material properties, respectively. For the investigation of ZrO$_2$/GaN interface, sample with ~2 nm thick ZrO$_2$ on GaN surface was used. To deposit the ZrO$_2$ on GaN, the GaN-on-sapphire wafers were initially degreased in acetone and subsequently in isopropyl alcohol (IPA) for 10 min. Before loading into the ALD chamber, samples were treated by buffered oxide etchant (BOE) solution to clean the surface native oxide and then rinsed by the flowing de-ionized (DI) water. ZrO$_2$ dielectric layer was deposited by a Cambridge Nanotech Savannah ALD system. The tetrakis-(dimethylamido)-zirconium and H$_2$O were used as the precursors. Chamber pressure and substrate temperature were set at 0.6 Torr and 250$^\circ$C, respectively. During the deposition, sequential 400 ms and 40 ms pulse of H$_2$O and Zr sources were introduced into the chamber separately. After each pulse of gas, the chamber was purged with N$_2$ for 6 seconds to remove excess precursors and by-product gases. The XPS measurements were carried out using a
monochromatic Al Kα X-ray source of energy 1486.7 eV. The spectra are curve-fitted by a combination of Gaussian and Lorentzian line shapes utilizing a Shirley-type background subtraction. With the consideration of the variations in the peak core-level positions due to binding energy (BE) shift caused by surface charging, all XPS peaks were aligned to the C 1s peak at energy of 284.6 eV.

Fig.3.6 A schematic cross-sectional diagram for GaN-on-Sapphire with 2 nm thick ALD-ZrO₂ dielectric layer. The definition of take-off angle \( \theta \) is also shown.

The schematic structure of the sample used for investigating the ZrO₂/GaN interface is shown in Fig.3.6, where the photoelectron take-off angle is defined as \( \theta \). In order to change the photoelectron escape depth (\( \lambda \)), the measurements were conducted under three different take-off angles (15°, 45°, and 75°). The \( \lambda \) can thus be defined as,

\[
\lambda = \lambda_0 \sin \theta, \tag{3.5}
\]
where \( \lambda_0 \) is the inelastic mean free path of photoelectrons.

Fig.3.7 The measured (open circles) and fitted (lines) XPS Ga 3d (a) core-level spectra and Zr 3d (b) core-level spectra for 2 nm thick ZrO\(_2\) on GaN obtained at different take-off angles \( \theta \).

Fig.3.7 shows the Ga 3d and Zr 3d spectra obtained at different take-off angles for 2 nm ZrO\(_2\) on GaN sample. Two components, which are Ga-N and Ga-O bonds, were observed for Ga 3d spectrum in Fig.3.7 (a); while, as shown in Fig.3.7 (b), Zr 3d spectrum could be deconvolved into two spin orbit split components, namely Zr 3d\(_{5/2}\) and Zr 3d\(_{3/2}\). It can be seen that the Ga 3d spectrum showed a trend to shift to lower binding energies with the decrease in \( \theta \), which indicates that there is strong upward band bending occurred at GaN.
surface. Similar to Ga 3d, a shift of spectrum to lower binding energies with the decrease of $\theta$ was also observed for Zr 3d. This implies the existence of potential gradient in ZrO$_2$ oxide layer. Using the energy difference between Ga-N bond component and Zr 3d$_{5/2}$ spectra at a fixed take-off angle $\theta$ shown in Fig.3.6, the commonly used XPS method for the evaluation of valence band discontinuity ($\Delta E_V$) between ZrO$_2$ and GaN is summarized as below:

\[
\Delta E_V = [E_{\text{CL}}^{\text{GaN}}(b) - E_{\text{CL}}^{\text{GaN}}(b)] - [E_{\text{CL}}^{\text{ZrO}_2}(b) - E_{\text{CL}}^{\text{ZrO}_2}(b)] - \Delta E_{\text{CL}} \tag{3.6}
\]

\[
\Delta E_{\text{CL}} = [E_{\text{CL}}^{\text{GaN}}(i) - E_{\text{CL}}^{\text{ZrO}_2}(i)], \tag{3.7}
\]

where the subscript CL and V denotes the BEs for the core-level position and valence band maximum (VBM). The bulk and interface binding energies are indicated by the notation (b) and (i), respectively. $\Delta E_{\text{CL}}$ is the BE difference between core-levels from each side of the interface at a fixed take-off angle XPS measurement as shown in Fig.3.6.

Predicted by Poisson’s equation, the amount of band bending, which is caused by the spatially varying electrostatic potential, is only depending on the distance from the surface. Therefore, the quantities ($E_{\text{CL}} - E_V$) for bulk GaN and ZrO$_2$ should be independent of band bending [17]. The differences of binding energy between core-level position and VBM of bulk GaN and ZrO$_2$ are shown in Fig.3.8. The VBM of each sample is determined by extrapolating the leading edge of the valence band spectrum to the base line (the cross-over points in Fig.3.8) [28]. Using binding energies of Ga-N bond and Zr 3d$_{5/2}$ spectra as the
Fig. 3.8 (a) Ga 3d core-level position and valence band spectra (VB) for bulk GaN. The difference between Ga 3d core-level (Ga-N bond) and VBM is 17.34 eV. (b) Zr 3d core-level position and valence band spectra (VB) for thick ALD-ZrO$_2$ layer. The difference between Zr 3d core-level (Zr 3d$_{5/2}$) and VBM is 179.43 eV. The VBM is extrapolated from the intersection point between the leading edge of the valence band spectrum and the base line.

core-levels for bulk GaN and ZrO$_2$ respectively, the corresponding BE
difference between the core-level position and VBM are thus determined to be 17.34 eV and 179.43 eV.

As indicated in Fig.3.5, the accurate evaluation of $\Delta E_{CL}$ at ZrO$_2$/GaN interface could be influenced by surface band bending of GaN and potential gradient existing in ZrO$_2$ layer. The estimated $\Delta E_{CL}$ between ZrO$_2$ and GaN is highly relied on take-off angles and this will lead to uncertainties during the evaluation of $\Delta E_V$. If large band bending at GaN surface and potential gradient exist in ZrO$_2$ layer that affects the XPS measurement results, correction is necessary for $\Delta E_{CL}$. In brief, for a layer of thickness $d$, the intensity $I(E)$ of a core-level spectrum as a function of the binding energy $E$ can be described by [24,25,27]:

$$I(E) = \int_0^d I_0(E,z) \exp\left(-\frac{z}{\lambda}\right) dz,$$

(3.8)

where $z$, $\lambda$ and $I_0(E,z)$ are the depth from the surface, the escape depth of the photoelectrons and the spectrum generated at each depth point, respectively. For example, $I_0(E,z)$ for a single spin orbital can be given by the Pseudo-Voigt function in the following form [25]:

$$V(E,z) = I_\infty \left[ \alpha \exp\left\{ -\ln 2 \left( \frac{E - E_0}{F/2} \right)^2 \right\} \right] + (1 - \alpha) \left[ \frac{1}{1 + \left\{ \frac{(E - E_0)^2}{(F/2)^2} \right\}} \right],$$

(3.9)

where $I_\infty$, $\alpha$, $E_0$ and $F$ are the intensity, the ratio of the Gaussian function, the
binding energy of the core-level, and the actual full width at half maximum (FWHM), respectively. If surface band bending cannot be ignored on the scale of the escape depth of photoelectrons, $E_0$ should be treated as a function of depth $z$.

![Diagram showing the change in spectral shape of core levels due to surface band bending.](image)

**Fig.3.9** A schematic diagram describing the change in the spectral shape of the core-levels due to surface band bending.

As schematically outlined in Fig.3.9, the observed spectrum is obtained by integrating the true spectrum from each depth point along the bended core-levels through equation 3.8. Therefore, surface upward band bending in GaN results in the increase of $E_{CL}$ with the incensement of $\theta$ to extend the probing depth $\lambda$. The above analysis is also applicable to the case when potential gradient exists in the ZrO$_2$ layer. For the correction of the measured $\Delta E_{CL}$, in order to obtain the dependence of apparent binding energy values $E_{CL}$ on take-off angles, numerical calculations considering the effect of surface band bending in GaN and potential gradient in ZrO$_2$ on the core-level spectra are
conducted.

![Graph of Ga-N Bond](image1)

![Graph of Zr 3d5/2](image2)

Fig. 3.10 Dependence of measured (open squares) and simulated (solid lines) BEs on take-off angles for (a) Ga-N bond from the GaN substrate layer and (b) Zr 3d5/2 from 2 nm thick ZrO2 dielectric layer.

Assuming that the internal electric field in ZrO2 dielectric and GaN substrate layer is uniform, the internal electric field can be obtained by fitting the apparent binding energy and FWHM. More details of the principle and calculation can be found in [25,27]. The dependence of measured and simulated
BEs on take-off angles for Ga-N bond from the GaN layer and Zr 3d$_{5/2}$ spectra from a 2 nm thick ZrO$_2$ on GaN are shown in Fig.3.10. The internal potential drop of $-400$ meV for ZrO$_2$ layer, which provides a best fit between the measured and simulated binding energies, is obtained. The negative sign of the potential drop indicates that potential goes down in the ZrO$_2$ layer as the depth increases. To obtain a more accurate $\Delta E_{\text{CL}}$ at ZrO$_2$/GaN interface, binding energies $E_{\text{CL}}$ for both Ga-N bond and Zr 3d$_{5/2}$ spectra at $\theta=0^\circ$ obtained from simulated binding energy curves as well as potential drop in ZrO$_2$ layer are considered. The equation (3.7) can be written as:

$$\Delta E_{\text{CL}} = [E_{\text{CL}}^\text{GaN}(i) - E_{\text{CL}}^\text{ZrO}_2(i)]_{\theta=0^\circ} + q\Delta V_{\text{ZrO}_2}, \quad (3.10)$$

where $q$ is the elementary charge, and $q\Delta V_{\text{ZrO}_2}$ is the potential drop in ZrO$_2$ layer. Combining equations 3.6 and 3.10, a $\Delta E_V$ of 1 eV and $\Delta E_C$ of 1.2 eV at ZrO$_2$/GaN interface are thus estimated with a total error of $\pm 0.2$ eV [13]. A summary of the band alignment between GaN and ZrO$_2$ is given in Table 3.1.

Table 3.1 Summary of parameters for band alignment between ALD-ZrO$_2$ and Ga-face GaN.

<table>
<thead>
<tr>
<th></th>
<th>GaN</th>
<th>ZrO$_2$</th>
<th>$E_{\text{CL}}^\text{GaN}(i)_{\theta=0^\circ}$</th>
<th>$E_{\text{CL}}^\text{ZrO}<em>2(i)</em>{\theta=0^\circ}$</th>
<th>$q\Delta V_{\text{ZrO}_2}$ (eV)</th>
<th>GaN $E_g$ (eV)</th>
<th>ZrO$_2$ $E_g$ (eV)</th>
<th>$\Delta E_V$ (eV)</th>
<th>$\Delta E_C$ (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(E$<em>{\text{CL}}$-E$</em>{\text{V}}$)$_{\text{bulk}}$ (eV)</td>
<td>17.34</td>
<td>179.43</td>
<td>19.19</td>
<td>181.87</td>
<td>-0.4</td>
<td>3.4</td>
<td>5.6$^a$</td>
<td>1.0</td>
<td>1.2</td>
</tr>
</tbody>
</table>

$^a$References [29] and [30]
Summary

The band alignment between ALD-ZrO$_2$ and Ga-face GaN was experimentally evaluated by utilizing XPS measurements. The core-level energy $E_{CL}$ of the Ga 3$d$ and Zr 3$d$ decreased with the decrease of take-off angles $\theta$, which suggests strong band bending occurred at GaN surface as well as the existence of potential gradient in ZrO$_2$ layer. $\Delta E_V$ of 1 eV and $\Delta E_C$ of 1.2 eV at ZrO$_2$/GaN interface were determined by taking into account of GaN surface band bending and gradient potential in ZrO$_2$ layer using angle-resolved XPS measurements combined with numerical calculations. The results suggest that ZrO$_2$ could serve as an excellent high-$k$ insulator for both p and n-type carriers in GaN-based devices.

References


Chapter 4

Influence of Fabrication Process on Interfacial Chemical Bonding States between (Al)GaN and ALD-ZrO₂

4.1 Introduction

Low quality interfaces induced by unintentional and uncontrolled oxidation during fabrication process is one of the major challenges presented for GaN-based transistors with MIS structures [1-6]. In order to have a comprehensive understanding of the chemical configuration of the interface between (Al)GaN substrates and atomic layer deposited (ALD) ZrO₂ dielectric layer as well as the impact of surface pre-treatment before ALD and post-deposition annealing, the primary focus of this chapter will be on the analysis of ZrO₂/(Al)GaN interface by using X-ray photoelectron spectroscopy (XPS) and high-resolution transmission electron microscopy (HR-TEM).

4.2 Effect of Surface Pre-treatment on Interfacial Chemical Bonding States of ALD-ZrO₂ on AlGaN

In order to improve the interfacial properties of dielectric on GaN-based
devices, pre-deposition surface cleaning is suggested to be a critical procedure to remove native oxide prior to ALD high-\(k\) dielectric. Surface cleaning of III-N materials with hydrofluoric acid (HF) solution is widely utilized as a surface pre-treatment process [7-9]. However, even though AlGaN has been extensively utilized in GaN HEMTs, only a few studies concerning the impact of pre-treatment on interfacial chemical bonding states for ZrO\(_2\)/AlGaN interfaces during ALD have been conducted. In the following text, the interfacial properties of ALD-ZrO\(_2\)/Al\(_{0.5}\)Ga\(_{0.5}\)N with and without buffered oxide etchant (BOE) treatment is analyzed by angle-resolved XPS and HR-TEM. The effectiveness of BOE pretreatment on the formation of interfacial oxide between the ALD-ZrO\(_2\) and AlGaN are evaluated.

Commercially obtained unintentionally doped Al\(_{0.5}\)Ga\(_{0.5}\)N-on-sapphire substrates grown by MOCVD were utilized in this work. An Al to Ga ratio of 1:1 in the AlGaN layer was intentionally used to facilitate the comparison of the roles of Al and Ga upon different pre-treatments. The substrate wafers were initially degreased in acetone and subsequently rinsed by isopropyl alcohol (IPA) for 10 minutes. Samples with HF pre-treatment were dipped into BOE solution to clean surface native oxide and then rinsed by the flowing de-ionized (DI) water prior to ALD deposition. The ALD process was carried out at a pressure of 0.6 Torr and a substrate temperature of 250 °C with tetrakis-(dimethylamido)-zirconium as the metal precursor and H\(_2\)O as the oxidant. During the deposition, 400 ms and 40 ms pulse of H\(_2\)O and Zr sources were introduced sequentially into the chamber. After each pulse, the chamber was
purged with N$_2$ for 6 s to remove excess precursors and by-product gases. Samples with 2 nm thick ZrO$_2$ were utilized for XPS characterizations. The XPS measurements were carried out as described in Chapter 3. The schematic structure of the sample used for investigating the ZrO$_2$/AlGaN interface by XPS measurements is shown in Fig.4.1, where the photoelectron take-off angle is defined as $\theta$. The take-off angle $\theta$ was changed to vary the photoelectron escape depth $\lambda$ according to

$$
\lambda = \lambda_0 \sin \theta,
$$

where $\lambda_0$ is the inelastic mean free path of photoelectrons. By decreasing of $\theta$ to shorten the probing depth, more sensitive analysis of chemical binding states near the interface between ZrO$_2$ layer and Al$_{0.5}$Ga$_{0.5}$N substrate can be obtained.

Fig.4.1 A schematic cross-sectional diagram for Al$_{0.5}$Ga$_{0.5}$N with 2 nm ALD-ZrO$_2$ dielectric layer for XPS measurements. The definition of take-off angle $\theta$ is also shown.
Fig. 4.2 The measured (open circles) and fitted (lines) XPS Ga 3d core-level spectra for 2 nm ALD-ZrO$_2$ on (a) untreated AlGaN with native oxide and (b) BOE treated AlGaN at three different take-off angles $\theta$ of 15°, 45°, and 75°.

The Ga 3d and Al 2p spectra obtained at three different take-off angles $\theta$ of 15°, 45° and 75° for ZrO$_2$ on the untreated sample with native oxide (S1) and BOE treated sample (S2) are illustrated in Figs. 4.2 and 4.3, respectively. Ga 3d spectrum in Fig. 4.2 could be deconvolved into two components, corresponding to Ga-N and Ga-O bonds, while Al-N and Al-O bond components are observed for Al 2p spectrum as shown in Fig. 4.3. The existence of the oxygen-related...
Fig. 4.3 The measured (open circles) and fitted (lines) XPS Al $2p$ core-level spectra for 2 nm ALD-ZrO$_2$ on (a) untreated AlGaN with native oxide and (b) BOE treated AlGaN at three different take-off angles $\theta$ of 15°, 45°, and 75°. The chemical bonding states of Ga $3d$ and Al $2p$ spectra for BOE treated sample could be attributed to the parasitic oxidation of AlGaN surface during ALD deposition process after cleaning [10-13]. By comparison of Ga-O and Al-O bonding states between S1 and S2 as shown in Figs.4.2 and 4.3, significantly different oxidation characteristics between Ga and Al atoms are observed for ZrO$_2$/AlGaN samples. This implies that the impact of Ga and Al on the
Fig. 4.4 The measured (open circles) and fitted (lines) XPS Ga 3d core-level spectra for 2 nm ALD-ZrO$_2$ on (a) untreated GaN with native oxide and (b) BOE treated GaN at three different take-off angles $\theta$ of 15°, 45°, and 75°.

The formation of the interfacial oxide layer at ZrO$_2$/AlGaN interface could be different. On the other hand, it can be seen from Figs. 4.2 and 4.3 that the shift of binding energy (BE) of Al-N and Ga-N bonds to lower values with the decrease of take-off angle $\theta$, which indicates an upward band bending at AlGaN surface, are also highly relied on the Al-O/Al 2p and Ga-O/Ga 3d ratios. Such upward band bending could be ascribed to the surface Fermi-level pinning.
caused by interfacial oxide related defects.

In order to distinguish the difference on the roles between Ga and Al atoms during parasitic oxidation and facilitate the analysis, samples with ALD-ZrO$_2$ on GaN using same pre-treatment and ALD process conditions are also tested to serve as the references. The Ga 3$d$ spectra for ZrO$_2$ on untreated GaN (with native oxide) R1 and BOE treated samples R2 are given in Fig.4.4. As evidenced by the Ga-O bonding states, parasitic oxidation is also observed for BOE treated GaN during ALD deposition. However, no significant differences are observed between the untreated GaN and the one undergone BOE pre-ALD treatment.

To further analyze the interfacial chemical bonding states for ZrO$_2$ on AlGaN and referenced GaN, the dependence of Ga-O/Ga 3$d$ and Al-O/Al 2$p$ XPS peak area ratios on take-off angles $\theta$ are plotted in Fig.4.5. It can be seen from Fig.4.5 that both of the Ga-O/Ga 3$d$ and Al-O/Al 2$p$ area ratios increase with the decrease of $\theta$, which suggests that the formation of the sub-oxide layer is mainly occurred within a narrow depth near the substrate surface for all samples. Furthermore, by comparison of the Ga 3$d$ spectra, similar Ga-O/Ga 3$d$ ratio between untreated (with native oxide) and BOE treated surfaces are observed for both AlGaN and GaN samples. Different from the Ga-O/Ga 3$d$ ratio shown in Fig.4.5 (b), a drastic increase in Al-O/Al 2$p$ with the decrease of take-off angles is observed for BOE treated AlGaN sample (S2) [Fig.4.5 (c)]. The large increase in Al-O/Al 2$p$ ratio suggests that a prominent growth of
Fig. 4.5 (a) Ga-O/Ga 3d ratio for ALD-ZrO\(_2\) on untreated (R1) and BOE treated (R2) GaN surface as a function of take-off angles \(\theta\). (b) Ga-O/Ga 3d ratio for ALD-ZrO\(_2\) on un-treated (S1) and BOE treated (S2) AlGaN surface as a function of take-off angles \(\theta\). (c) Al-O/Al 2p ratio for ALD-ZrO\(_2\) on untreated (S1) and BOE treated (S2) AlGaN surface as a function of take-off angles \(\theta\).

Interfacial oxide layer on BOE treated AlGaN surface is occurred during ALD deposition. This could be attributed to that Al atoms are easier to be oxidized than Ga atoms at AlGaN surface during ALD deposition process owing to the high reactivity of Al atoms [14-17]. In fact, the formation of the interfacial oxide layer for BOE treated AlGaN during the ALD can also be further confirmed by high-resolution transmission electron microscope (HR-TEM) indicated in Fig. 4.6. Compared with the untreated AlGaN and referenced GaN
samples, the BOE treated AlGaN has obviously thicker interfacial oxide layer.

![Cross-sectional TEM images of ALD-ZrO₂ on untreated and BOE treated GaN and AlGaN](image)

Fig. 4.6 Cross-sectional TEM images of ALD-ZrO₂ on (a) untreated GaN with native oxide and (b) BOE treated GaN, (c) untreated AlGaN with native oxide and (d) BOE treated AlGaN. The interfacial layer is indicated as IL.

The XPS and TEM results clearly suggest that, compared to Ga, Al atoms on AlGaN surface may play a more important role in terms of parasitic oxidation during ALD deposition process. For either GaN or AlGaN buffer layer on Si, only slight difference of Ga-O/Ga 3d ratio between untreated samples with native oxide and BOE treated samples is observed. Thus, we believe that, for
Ga atoms, saturated oxidation of Ga atoms on both GaN and AlGaN surface could occur either under atmosphere condition or during ALD deposition process, which is very similar to the saturated thermal growth of silicon oxide on Si substrate [18]. However, on the contrary, because of the higher reactivity of Al atoms, the generation of a thicker interfacial oxide layer on BOE treated AlGaN surface as compared to its untreated counterpart covered with native oxide is evidenced by Al-O/Al 2p ratio and HR-TEM. For the untreated AlGaN, the native oxide on the AlGaN surface may serve as a protecting layer to inhibit the further parasitic oxidization during ALD deposition process, which gives a weak dependence of Al-O/Al 2p ratio on the take-off angles and a thin interfacial oxide layer.

The results suggest that the widely used BOE surface pre-treatment process prior to ALD may not be favorable for ZrO₂/AlGaN interface.

4.3 Impact of Post-Deposition Annealing on Interfacial Chemical Bonding States between ALD-ZrO₂ and GaN Substrate

As for device fabrication, post-deposition annealing (PDA) has been found to be an effective way to improve interfacial properties between high-\(k\) dielectric layer and semiconductor substrate for GaN-based devices [19-21]. Therefore, it is essential to analyze the thermal stability of the interface between ZrO₂ and
GaN substrate, which is critical for the application of ZrO$_2$ as high-$k$ gate dielectric for GaN-based transistors. In order to investigate the impact of post-deposition annealing on the interfacial properties related to the formation/annihilation of interfacial GaO$_x$ sub-oxide layer of ALD-ZrO$_2$ on GaN, XPS and HR-TEM characterizations are carried out.

ZrO$_2$ dielectric layers were deposited on GaN-on-sapphire substrates by using the ALD process described in Chapter 4.2. After dielectric layer deposition, different post-deposition anneals (PDAs) using rapid thermal annealing (RTA) in N$_2$ atmosphere for 30 s were performed in different temperatures ranging from 300 °C to 700 °C. Samples with ~2 nm thick ALD-ZrO$_2$ were used for XPS characterization. The take-off angle $\theta$ was set at 15°, which enabled sensitivity analysis of chemical states at the interface between ZrO$_2$ layer and GaN substrate.

Ga 3$d$ core-level XPS spectra obtained for samples under different post-deposition annealing temperatures are depicted in Fig.4.7. Two components, namely the Ga-N and Ga-O bonds, can be observed for Ga 3$d$ spectrum in Fig.4.7. The existence of the Ga-O spectrum for the as-deposited sample (indicated by N.A in Fig.4.7) could be attributed to the parasitic oxidation of the GaN surface after cleaning during ALD deposition process [10-13]. Apparently, the Ga-N bonds show an obvious increase in binding energies (BEs) with the increment of annealing temperatures while the annealing temperatures are lower than 500 °C. Further increment in annealing temperature shows a reduction of
Fig. 4.7 The measured (open circles) and fitted (lines) XPS Ga 3d core-level spectra for ALD-ZrO$_2$ on GaN samples measured at take-off angle $\theta$ of 15° under different post-deposition annealing (PDA) temperatures. The as-deposited sample is indicated as N.A.

The BEs. As a polar semiconductor, GaN surface is sensitive to fabrication process. Sharp upward band bending at GaN surface owing to large polarization combined with possible surface Fermi-level pinning caused by surface defects may occur [22-27]. Meanwhile, as obtained from Fig. 4.7, the integrated XPS intensity of Ga-O bond to Ga 3d ratio also shows variation related to annealing...
temperatures.

For clarity, the dependence of Ga-N binding energy and ratio of the Ga-O to Ga 3d XPS peak area on the annealing temperature are plotted in Fig.4.8. It can be seen that the Ga-N binding energy has strong correlations with the ratio of Ga-O to Ga 3d peak area. In general, the decrease in the ratio of Ga-O to Ga 3d peak area leads to the increase of Ga-N bond binding energy. This indicates that the Fermi-level position at GaN surface is affected by surface-related defect states associated with GaOx layer [28-32]. The surface states contribute to upward band bending at GaN surface. A higher defect density at ZrO2/GaN interface could cause stronger upward band bending and hence lower Ga-N bond binding energy. The annihilation or formation of the gallium sub-oxide layer at the interface is highly related to annealing temperature. Under the annealing temperature of 500 °C, the Ga-N bond binding energy shows the highest value along with the smallest Ga-O to Ga 3d peak area ratio. The decrease in Ga-O bond concentration may suggest a “clean up” effect, which is most likely attributed to the formation of Ga-O-Zr configurations to passivate Ga-O bond. “Clean up” effect, which is also known as “self-cleaning” effect, refers to the reaction process (passivation effect) to remove interfacial native oxide during ALD deposition of dielectrics on III-V substrates [33-40]. It is firstly observed on GaAs and recently reported for GaN.
Fig.4.8 Change of Ga-N bond binding energy (BE) and integrated XPS intensity ratio of Ga-O bond to Ga 3d for ZrO$_2$/GaN samples under different post-deposition annealing (PDA) temperatures. The as-deposited sample is indicated as N.A and the dashed lines are for guidance to illustrate the trend.

HR-TEM is used to further characterize the interfacial properties between ALD-ZrO$_2$ and GaN. The cross sectional TEM micrographs of as-deposited sample (N.A) and samples annealed under 500 °C and 700 °C are shown in Fig.4.9. It is obvious from Fig.4.9, compared with the as-deposited sample, ZrO$_2$ thin films get further crystallized with the increasing of the annealing temperatures, which is consistent with the reports in the literature [41,42]. For the as-deposited film shown in Fig.4.9 (a), an interfacial layer could be found. An abrupt interface without any interfacial layers is observed for sample annealed under 500 °C. This may further indicate the “clean up” effect for ALD-ZrO$_2$ on GaN at
Fig. 4.9 Cross-sectional TEM images of the ZrO$_2$ dielectric layers on GaN: (a) as-deposited (N.A) and (b) with a 500 °C post-deposition annealing in N$_2$ for 30 s and (c) with a 700 °C post-deposition annealing in N$_2$ for 30 s. The interfacial layer is indicated as IL.

Annealing temperature of 500 °C. For the sample annealed at 700 °C in Fig. 4.9 (c), re-formation of interfacial layer was observed. This could be attributed to the oxidation at the ZrO$_2$/GaN interface due to oxygen segregation at higher annealing temperatures [43,44]. The observation of the regrowth of interfacial layer at higher annealing temperatures is in consistence with the reduction of Ga-N binding energy. The annihilation or formation of the gallium sub-oxide GaO$_x$ interfacial layer at the interface between ZrO$_2$ and GaN during the post-deposition annealing is dependent on annealing temperatures. The decrease in Ga-O to Ga 3$d$ peak area ratio in the samples annealed at the temperatures below 500 °C can be attributed to the reduction of Ga-O bonds due to the
passivation of Ga-O bond through the “clean up” effect. While, oxidation at the ZrO₂/GaN interface due to oxygen segregation at higher annealing temperatures may lead to the increase of Ga-O to Ga 3d peak area ratio.

4.4 Impact of Post-deposition Annealing on Interfacial Chemical Bonding States between ALD-ZrO₂ and AlGaN Substrate

Although AlGaN has been extensively utilized in AlGaN/GaN HEMTs, only a few studies have been explored on the interfacial structure and chemical bonding states at the interface between ZrO₂ and AlGaN subjected to post-deposition annealing. In this study, a detailed investigation of the impact of post deposition annealing on interfacial chemical bonding states between ALD-ZrO₂ and Al₀.₅Ga₀.₅N is carried out by using angle-resolved XPS and HR-TEM.

ZrO₂ dielectric layers were deposited on Al₀.₅Ga₀.₅N-on-sapphire substrates utilizing the ALD process recipe described in Chapter 4.2. The substrate wafers were grown by MOCVD utilizing a commercial reactor. An Al to Ga ratio of 1:1 in the AlGaN layer was intentionally used to facilitate the comparison of the roles of Al and Ga at the interface upon annealing. After ALD deposition, different post-deposition anneals using rapid thermal annealing (RTA) in N₂ atmospheres for 30 s were performed in the temperature range of 300 to 700 °C.
Fig. 4.10 The measured (open circles) and fitted (lines) XPS Al 2p (a) core-level spectra and Ga 3d (b) core-level spectra for 2 nm ALD-ZrO₂ on Al₀.₅Ga₀.₅N samples at take-off angle θ of 90° under different PDA temperatures. The as-deposited sample is indicated as N.A.

The Al 2p and Ga 3d core-level spectra obtained at two take-off angles θ of 90° and 15° for 2 nm thick ZrO₂ on AlGaN samples under different PDA temperatures are shown in Figs. 4.10 and 4.11, respectively. Al 2p spectrum in Figs. 4.10 (a) and 4.11 (a) could be deconvolved into two components, namely
Fig. 4.11 The measured (open circles) and fitted (lines) XPS Al 2p (a) core-level spectra and Ga 3d (b) core-level spectra for 2 nm ALD-ZrO$_2$ on Al$_{0.5}$Ga$_{0.5}$N samples at take-off angle $\theta$ of 15° under different PDA temperatures. The as-deposited sample is indicated as N.A.

The Al-N and Al-O bonds; while Ga-N and Ga-O bond components are observed for Ga 3d spectrum as shown in Figs. 4.10 (b) and 4.11 (b). The existence of the Al-O and Ga-O spectrum for the as-deposited sample (indicated by N.A in Figs. 4.10 and 4.11) could be attributed to the parasitic oxidation of the AlGaN
surface after cleaning during ALD deposition process [10-13]. Obviously, the interfacial chemical bonding states for ALD-ZrO$_2$ on AlGaN are highly depending on the annealing temperatures.

Fig. 4.12 Change of integrated XPS intensity ratios of Al-O bond to Al 2$p$ and Ga-O bond to Ga 3$d$ for ZrO$_2$/Al$_{0.5}$Ga$_{0.5}$N samples measured at take-off angles $\theta$ of 15° and 90° of different PDA temperatures. The as deposited sample is indicated as N.A and the dashed lines are for guidance to illustrate the trend.

Fig. 4.12 plots the dependence of Al-O to Al 2$p$ and Ga-O to Ga 3$d$ XPS peak area ratio as a function of the annealing temperature at take-off angles of 15° and 90°. For both take-off angles, the Al-O/Al 2$p$ and Ga-O/Ga 3$d$ area ratios decrease with the increment in annealing temperature while the RTA
temperature is lower than 500 °C. This could be ascribed to the passivation of sub-oxide interfacial states through the “clean up” effect that is widely reported for ALD deposited high-κ dielectric on III-V semiconductor substrates [33-40]. However, with the further increment in annealing temperature, re-growth of the sub-oxide interfacial layer is evidenced by the increase in Al-O/Al 2p and Ga-O/Ga 3d area ratios for both take-off angles.

![Cross-sectional TEM images of the ZrO₂ dielectric layers on Al₀.₅Ga₀.₅N: (a) as-deposited (N.A), (b) annealed at 500 °C in N₂ for 30 s, and (c) annealed at 700 °C in N₂ for 30 s. The interfacial layer is indicated as IL.](image-url)

Fig.4.13 Cross-sectional TEM images of the ZrO₂ dielectric layers on Al₀.₅Ga₀.₅N: (a) as-deposited (N.A), (b) annealed at 500 °C in N₂ for 30 s, and (c) annealed at 700 °C in N₂ for 30 s. The interfacial layer is indicated as IL.

In fact, the annihilation or formation of the interfacial layer can be further confirmed by HR-TEM. Cross-sectional TEM micrographs for as-deposited sample (N.A) and samples annealed at 500 °C and 700 °C are shown in Fig.4.13. An interfacial layer is observed for the as-deposited sample (Fig.4.13 (a)). An abrupt interface without any interfacial layer is observed by HR-TEM
for the sample annealed under 500 °C. With the further increase in annealing temperatures to 700 °C, re-formation of the interfacial layer is observed as shown in Fig.4.13 (c). This phenomenon is rather similar to the case of ALD-ZrO$_2$ on GaN, and hence may share the same mechanisms of annihilation/formation of the interfacial layer for ALD-ZrO$_2$ on GaN. On the other hand, it can be seen from Figs.4.10 and 4.11 that shift of binding energy of Al-N and Ga-N bonds is highly related to Al-O/Al 2p and Ga-O/Ga 3d ratios. This could be due to surface Fermi-level pinning caused by interfacial oxide related defects, which is also consistent with the observations for ALD-ZrO$_2$ on GaN.

As a ternary III-nitride semiconductor, interfacial chemical bonding states between ZrO$_2$ and AlGaN could be more complicated compared to ZrO$_2$/GaN. This is evidenced by the decrease or increase rate of area ratio upon annealing temperatures in Fig.4.12. The influence of annealing temperatures on both of the Al-O/Al 2p and Ga-O/Ga 3d area ratios at a smaller $\theta$ are more pronounced, which suggests the annihilation/formation of the interfacial layer is mainly occurred within a narrow depth near the AlGaN surface. More importantly, compared to Ga spectra, the Al-O/Al 2p area ratio shows more obvious variations with respect to the PDA temperatures at $\theta$ of 15°. This implies that, at annealing temperatures lower than 500 °C, the passivation of Al-O bonds at ZrO$_2$/AlGaN interface could be more effective compared with Ga-O bonds through the “clean up” effect. On the other hand, when the annealing temperature is further increased, Al atoms at the ZrO$_2$/AlGaN interface are
more likely to get oxidized than Ga atoms owing to the higher reactivity of Al atoms [14-17].

**Summary**

The interface states associated to the interfacial sub-oxide layer between ALD-ZrO$_2$ and GaN-based semiconductor layers are highly affected by the various device fabrication processes, such as surface pre-treatment before ALD deposition and post-deposition annealing.

The effectiveness of BOE pre-treatment on the formation of interfacial sub-oxide between the ALD-ZrO$_2$ and AlGaN are evaluated. Due to the high reactivity of Al atoms, parasitic oxidation during ALD deposition is largely enhanced on BOE treated AlGaN surface. For AlGaN, the presence of the native oxide at the surface may serve as a protecting layer to inhibit the surface from being further oxidized during the deposition and thus results in a much thinner interfacial oxide layer with better interface quality. Therefore, the widely accepted BOE surface pre-treatment may not be favorable for ALD-ZrO$_2$ on AlGaN.

The effect of post-deposition annealing in N$_2$ on interfacial chemical bonding states for ALD-ZrO$_2$ on GaN and Al$_{0.5}$Ga$_{0.5}$N is analyzed by XPS and TEM. The formation/annihilation of interfacial oxide layer is highly relied on the annealing temperatures. With the increase of temperatures to 500 °C, interfacial
quality is improved with the annihilation of the interfacial oxide layer, which could be ascribed to the “clean up” effect of ALD-ZrO$_2$ on GaN-based semiconductors. However, for AlGaN, higher effectiveness of the passivation of Al-O bond than Ga-O bond through the “clean up” effect near the interface is found. On the other hand, deterioration of the interface quality attributed to the re-growth of interfacial layer at higher annealing temperatures is observed. Due to higher reactivity of Al atoms, Al atoms are much easier to be oxidized compared to Ga atoms.

Overall, this study provide an important process guideline for the usage of ALD-ZrO$_2$ as high-$k$ gate insulator and passivation layer for AlGaN/GaN HEMTs.

References


[22] M. A. Reshchikov, P. Visconti, and H. Morkoç, “Blue photoluminescence


[28] M. Higashiwaki, S. Chowdhury, M-S. Miao, B. L. Swenson, C. G. Van de


[34] P. D. Ye, G. D. Wilk, B. Yang, J. Kwo, S. N. G. Chu, S. Nakahara, H. -J. L.


[38] X. Qin, B. Brennan, H. Dong, J. Kim, C. L. Hinkle, and R. M. Wallace, “*In situ* atomic layer deposition study of HfO$_2$ growth on NH$_4$OH and atomic hydrogen treated Al$_{0.25}$Ga$_{0.75}$N,” *J. Appl. Phys.*, Vol. 113, No. 24, pp. 244102-1-244102-6, Jun. 2013.

2012.


Chapter 5

AlGaN/GaN MISHEMTs on Silicon with ALD-ZrO$_2$ as Gate Dielectric

5.1 Introduction

In this chapter, AlGaN/GaN MISHEMTs utilizing 10 nm thick ALD-ZrO$_2$ as gate insulator and passivation layer are fabricated and characterized. The whole fabrication process of MISHEMTs includes mainly five steps, namely mesa isolation, ohmic contact formation, gate dielectric deposition, gate formation and pad and interconnection metallization. For device characterization, commonly used $C-V$ characterization technique was utilized to evaluate the interfacial properties. DC $I-V$ characterization was applied to analyze the electrical characteristics like gate leakage current, transconductance $g_m$, breakdown voltage, etc.

5.2 Device Structure for AlGaN/GaN MISHEMTs on Si with ALD-ZrO$_2$ as Gate Dielectric

The device structure of AlGaN/GaN MISHEMTs utilizing ALD-ZrO$_2$ as the gate dielectric is shown in Fig.5.1. The AlGaN/GaN HEMT structures on high-
resistivity Si (111) are grown by MOCVD. The typical epitaxial structure consists of the following layers (from bottom to top):

![Cross-sectional diagram of the AlGaN/GaN MISHEMT utilizing ALD-ZrO₂ as the gate dielectric layer.](image)

**Substrate:** Because of the lack of native substrate, GaN epitaxy layers are generally deposited on a non-native substrate. Currently, there are mainly three types of substrates for the epitaxy growth of GaN HEMTs, namely SiC [1], sapphire [2] and Si [3]. The comparison of some key material properties between the three substrates and GaN is listed in Table 5.1 [4]. SiC, with the highest thermal conductivity and lowest lattice mismatch to GaN, is obviously the most suitable substrate. GaN HEMTs grown on SiC substrate always show the best power and noise performance. However, SiC substrate has the highest cost. Compared with SiC, sapphire substrate is more cost-effective and the lattice mismatch between GaN and sapphire is moderate among the three. But, unfortunately, the thermal conductivity of sapphire is the poorest among the
three materials, which limits the maximum output power density to be reached for the GaN HEMTs grown on it. Therefore, in general, output power density and noise performance of GaN HEMTs on sapphire are much worse compared to those grown on SiC.

Table 5.1 Physical properties of substrates used for GaN material growth.

<table>
<thead>
<tr>
<th>Substrate</th>
<th>Lattice constant (Å)</th>
<th>Thermal conductivity (W·cm⁻¹·K⁻¹)</th>
<th>Thermal expansion coefficient</th>
<th>Lattice mismatch (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaN</td>
<td>3.189</td>
<td>1.3</td>
<td>5.59</td>
<td>0</td>
</tr>
<tr>
<td>6H-SiC</td>
<td>3.080</td>
<td>4.9</td>
<td>4.2</td>
<td>3.4</td>
</tr>
<tr>
<td>Sapphire</td>
<td>2.747</td>
<td>0.5</td>
<td>7.5</td>
<td>13.9</td>
</tr>
<tr>
<td>Si</td>
<td>5.430</td>
<td>1.5</td>
<td>3.59</td>
<td>-70.3</td>
</tr>
</tbody>
</table>

Among the three substrates, Si substrate is the most cost effective. Furthermore, from Table 5.1, Si has a higher thermal conductivity than sapphire. In addition, Si substrates have the advantages to provide the ability to integrate the GaN HEMTs fabrication process with Si CMOS mature industrial process technologies. However, for conductive silicon substrate, it will cause a noticeable parallel conduction and large parasitic pad capacitance, which lead to extra signal loss and time delay, and thus are not suitable for RF and microwave circuit applications. In such cases, high-resistivity Si substrate is typically used to overcome these shortcomings [5]. Thus, silicon (111) substrates with high-resistivity (>6000 Ω·cm) were used for MISHEMT structures in this work.
Transition and nucleation layer: Currently, due to the large lattice mismatch between GaN and Si, one of the main challenges presented for GaN HEMTs on Si is the growth of crack-free high-quality GaN epilayers. However, with the utilization of a system of transition and nucleation layers [6-10], high quality and crack-free structures can be obtained, and thus making GaN HEMTs on Si attractive. This interlayer can reduce the lattice mismatch and stress between GaN epitaxial layers and the non-native substrates. Therefore, the design and growth of this layer is the key process to get high quality GaN epitaxial layer.

Buffer Layer: Part of this layer adjacent to the barrier layer is served as the channel layer. This layer has narrower band gap compared to the barrier layer and the 2DEG channel is formed close to the heterojunction in this layer. Hall measurement showed a two-dimension-electron-gas (2DEG) sheet carrier density of $1.3 \times 10^{13}$ cm$^{-2}$ and electron mobility of 1223 cm$^2$/V·s at 300 K for HEMT structures used in this work. For buffer layers, a high resistivity or semi-insulating (SI) GaN layer is sometimes necessary to ensure complete channel pinch-off, low loss at high frequency, proper drain-source current saturation, and little cross-talk between adjacent devices [11,12]. Intentional dopants such as Iron (Fe) [13,14] and Carbon (C) [15,16] have been used to compensate the background unintentional dopants in this layer to reduce the buffer leakage. However, such intentional doping will bring in more carrier traps, which will give rise to serious side effect on HEMT device performance like current collapse [17,18]. Therefore, optimization of the buffer layer growth is still widely under research. In this work, unintentionally doped (UID) GaN buffer
layer is utilized.

**Barrier layer:** Barrier layer needs to have larger band gap energy than the buffer/channel layer and Al$_{0.27}$Ga$_{0.73}$N is used in this work as the barrier layer. This layer is the most critical layer in HEMT structures and is typically undoped. Generally, high Al composition is needed to provide a high conduction band offset $\Delta E_C$, which can induce more carriers into the 2DEG channel and block the hot electrons spilling over into the barrier [19,20]. However, due to the crystal strain arising from the lattice mismatch between the buffer/channel layer and the barrier with the increasing composition of Al in the AlGaN barrier, the maximum composition of Al in AlGaN barrier is typically smaller than 30%.

**Cap layer:** To avoid oxidation of the epitaxial surface and to realize low resistance ohmic contact for the heterostructures, a thin cap layer is generally deposited on the top of the barrier layer [21]. This cap layer could be either undoped or n$^+$ doped. For un-doped GaN cap, the gate can be directly formed on this layer without the need to remove this layer since the Schottky barrier height (larger than 1 eV) is sufficiently high enough. Since Schottky Barrier (SB-) HEMTs are utilized as reference in this work, un-doped GaN cap is thus used.

**Dielectric layer:** Compared with conventional GaN SB-HEMTs, an extra ALD-ZrO$_2$ dielectric layer with 10 nm thickness is inserted between the metal gate and the III-nitride semiconductor surface as the gate insulator and passivation layer in this work.
5.3 Fabrication Process of AlGaN/GaN MISHEMTs on Si with ALD-ZrO$_2$ as Gate Dielectric

The fabrication process for the AlGaN/GaN HEMTs utilizing ALD-ZrO$_2$ as gate dielectric is illustrated in Fig.5.2. The fabrication process for AlGaN/GaN MISHEMTs contains mainly five steps: mesa isolation, ohmic contact formation, gate dielectric deposition, gate formation and pad and interconnection metallization.

1) Mesa Isolation

Each individual device and pad must be isolated from each other to avoid short-circuit. In this work, the isolation was realized by Inductively-Coupled-Plasma (ICP) etching. ICP dry etch system has the advantage of high plasma density, low ion and electron energy and fast etching speed. Thus, for ICP etching process, the plasma damage can be reduced while maintaining an acceptable etch rate. Photoresist AZ 1518 was used to open windows for mesa isolation through standard photolithography process. Cl$_2$/BCl$_3$ gases were used as the etchants for AlGaN/GaN bulk materials. The etch depth was around 150 to 200 nm, which is deep enough to cut off 2DEG channel.

2) Ohmic Contact Formation

Low ohmic contact resistance is crucial to obtain high drain current, high frequency and low noise operations. The metal selection and stack structure, device material, surface pretreatment, barrier/cap doping, and post-deposition
annealing will all have influences on the ohmic contact resistance.

Fig. 5.2 Fabrication process flow for AlGaN/GaN MISHEMTs with 10 nm ALD-ZrO₂ as gate dielectric.

Photoresist AZ 5214 was used to define ohmic contact pattern through photolithography process. Before metal deposition, surface pretreatment is necessary to remove the surface oxide and contamination. BOE solution treatment was used as the pre-treatment on our samples.
Ti/Al/Ni/Au is currently the most commonly used metal stack for contacting with GaN bulk materials to form a low resistance ohmic contact for GaN HEMTs. Generally, Ti/Al is used to create N-vacancies in III-nitride semiconductor materials after annealing and these vacancies will contribute to the high concentration of n-type doping in the barrier layer [22]. Ti and Al can react with N to form AlN and TiN during the annealing. The formed TiN and AlN is rather thin and electrons can easily tunnel through this thin layer under the ohmic electrode [23,24]. Ni is used to prevent the interdiffusion of the Au and Ti/Al [24], and Au is used to avoid oxidation of the metal stack [25]. By optimization, the thickness of each metal layer in Ti/Al/Ni/Au scheme is 25/200/40/50 nm, respectively. After metal deposition and lift-off process, samples were annealed in nitrogen ambient at 825°C for 30 s in a rapid thermal annealing (RTA) system to form low ohmic contact.

Generally, the ohmic contact resistance can be estimated by using the transmission line method (TLM) technique. A linear TLM pattern with only two ohmic metal pads fabricated on an isolation mesa of AlGaN/GaN heterostructure is shown in Fig. 5.3 (a). The total resistance $R_{\text{total}}$ between two pads can be calculated as [26]:

$$R_{\text{total}} = 2R_c' + R_{\text{sh}} \frac{L}{W}$$  \hspace{1cm} (5.1)

where $R_c'$ is the non-normalized ohmic contact resistance ($\Omega$), $R_{\text{sh}}$ is the sheet resistance ($\Omega/\square$) of the AlGaN/GaN heterostructure between the two ohmic
metal pads and L/W is the gap length/width.

Fig. 5.3 (a) Schematic of the cross-sectional diagram of a linear TLM pattern and its equivalent circuit. (b) A typical layout of TLM patterns with different gap lengths.

The $R_c$ can be standardized by $R_c' = R_c / W$ and the equation 5.1 can thus be expressed as:

$$R_{total} = 2 \frac{R_C}{W} + R_{sh} \frac{L}{W} \quad (5.2)$$

Since $R_{total}$ is directly proportional to gap length $L$, the value of $R_C$ and $R_{sh}$ can be obtained by using a group of TLM patterns with different gap lengths as shown in Fig. 5.3. (b). Therefore, the measured $R_{total}$ as a function of L can be plotted and $R_C$ and $R_{sh}$ can be extracted:

$$R_C = \frac{\text{intercept}}{2} \times W \quad (5.3)$$

$$R_{sh} = \text{slope} \times W \quad (5.4)$$
The specific contact resistivity $\rho_c$ can be calculated as

$$\rho_c = \frac{R_{C}^2}{R_{sh}}$$  \hspace{1cm} (5.5)

The evaluation of contact resistance and sheet resistance is shown in Fig. 5.4. The ohmic contact resistance for our devices in this work was measured to be $\sim 0.3 \, \Omega \cdot \text{mm}$ from the TLM pattern.

3) Gate Dielectric Deposition

The ZrO$_2$ gate dielectric layer was deposited by a Cambridge Nanotech Savannah ALD system using tetrakis-(dimethylamido)-zirconium and H$_2$O as precursors. Before gate dielectric deposition, samples were treated by BOE solution to remove the surface native oxide. The chamber pressure and substrate temperature were 0.6 Torr and 250 °C, respectively. During the deposition,
sequential 400 ms and 40 ms pulses of H₂O and Zr sources were introduced into the chamber separately. After each pulse of gas, the chamber was purged with N₂ for 6 s to remove excess precursors and by-products from the reactor and substrate surface.

The dielectric constant \( k \) of the ALD-ZrO₂ was characterized by using a metal-insulator-metal (MIM) structure on the wafer. After determination of the dielectric thickness by ellipsometry, the dielectric constant \( k \) values were estimated to be in a range from 17 to 19 for ALD-ZrO₂, which is consistent with the values reported in literatures [27-29].

4) Gate Formation

The high work function gate metal (Ni/Au) was used to obtain high barrier height and hence to suppress the gate leakage current. After ALD growth of ZrO₂ gate dielectric layer, the contact mask aligner was used to pattern the gate and then Ni/Au with thickness of 50/400 nm was deposited with electron beam evaporation (E-beam) technique. The devices used for characterizations are with a gate length of \( L_g = 1.9 \) μm, a gate-to-source distance \( L_{gs} = 0.9 \) μm, a gate-to-drain distance \( L_{gd} = 1.5 \) μm, and a gate width of \( W_g = 2 \times 100 \) μm.

5) Interconnect and Pad Formation

The interconnect is used for connecting and the pad is designed for characterization usage. The interconnect and pad were deposited using Ti/Au (50/300 nm).
5.4 C-V Characterization Technique for Gate Dielectric

The quality of interface between gate insulator and the semiconductor wafer is crucial for the AlGaN/GaN MISHEMTs to achieve excellent and reliable performance. Many characterization techniques have been developed to evaluate the interfacial quality, including optical metrologies, such as SEM, TEM etc.; electrical metrologies, such as current-voltage (I-V), capacitance-voltage (C-V); temperature accelerated test and so on. Among these techniques, C-V measurement is the most commonly used due to its simplicity and reliability to evaluate the interfacial quality both qualitatively and quantitatively.

5.4.1 Basic MOS Capacitor C-V Behaviour

The MOS capacitor is the key for MOSFET transistors. Its C-V behavior, which is very similar to that of the GaN MISHEMTs introduced in this thesis, is briefly summarized here for better understanding of the operational mechanisms of GaN MISHEMTs. The MOS capacitor is a structure with the insertion of an oxide layer as the gate dielectric between a metal gate and a semiconductor substrate. The metal gate and semiconductor are the two plates of the capacitor.
One of the most important characteristics of the MOS capacitor is its capacitance response with an applied DC voltage. Generally, the $C-V$ response is obtained by the application of DC bias voltages on the capacitor while making the measurements with an AC signal. The DC voltage sweep can drive the MOS capacitor into three mainly regions: accumulation, depletion and inversion. A typical $C-V$ curve of an n-type Si substrate MOS capacitor is shown in Fig.5.5. The blue curve marked as $C_{HF}$ is the $C-V$ response measured under high frequency while the red curve named as $C_{QS}$ indicates the measurement conducted in quasistatic condition (low frequency). The quasistatic measurement is always taken under a very low frequency which is almost DC. More details of these three operational modes of MOS capacitor are summarized below.
**Accumulation:** As indicated in Fig.5.6. (a), when a positive voltage ($V_G>0$) is applied at the gate, the majority carriers (electrons for n-type substrate) will be attracted to the oxide-semiconductor interface. Under this gate bias, the energy band is downward bended near the interface and the conduction band edge is very close to the Fermi-level. A high concentration of electrons are located near the oxide-semiconductor interface and this is called as the accumulation. The oxide capacitance is generally measured in the strong accumulation region.

**Depletion:** As shown in Fig.5.6 (b), when the gate voltage is swept from the positive value to a small negative voltage ($V_G<0$), the energy band at the interface is gradually upward bended and the majority carriers (electrons) are depleted. For the depleted area, it can no longer conduct charges. The total measured capacitance in depletion region is the series of the gate oxide capacitance and the depletion layer capacitance. As a more negative gate voltage applied, the depletion region width will increase, which will lead to the decrease of gate capacitance as illustrated in Fig.5.5.

**Inversion:** As illustrated in Fig.5.6 (c), when a more negative voltage ($V_G<<0$) is applied, the upward bending of the energy band becomes more obvious. When the intrinsic level at the surface crosses over the Fermi-level, the number of minority carrier (holes) will exceed that of majority carrier (electrons) and the MOS capacitor is then working in the inversion region. Initially, the hole concentration is small and only a weak inversion is formed. However, with the further upward bending of the band, the onset of strong inversion will occur
when the hole concentration near the interface become equal to the substrate electron doping level.

Fig. 5.6 The energy band diagram of a typical n-type semiconductor capacitance at three different regions: (a) accumulation, (b) depletion and (c) inversion. \( E_C \) is the conduction band, \( E_F \) is the Fermi level, \( E_i \) is the intrinsic energy level and \( E_V \) is the valence band.

An important point needed to emphasis here is that the behavior of the MOS capacitor is different under high frequency and low frequency measurements. For the n-type substrate MOS structure, the minority carriers (holes) are generated by thermal excitation and thus a period of time is needed to form the inversion layer. As shown in Fig.5.5, for a high frequency signal, there is no sufficient time for the generation of inversion layer to occur and the measured capacitance is equal to the minimum of the depletion region capacitance (\( C_{\text{min}} \)). However, when the measurement frequency is low enough, the minority generation rate in the surface depletion region is faster than the voltage variation, then the inversion formation can follow the AC signal. As a result, the capacitance in strong inversion is that of oxide layer capacitance as shown in
Fig. 5.5. A typical $C-V$ curve for n-type GaN-based MOS capacitors. The inversion layer cannot form even the $C-V$ measurement is conducted under low frequency.

However, for GaN-based MOS capacitors, the $C-V$ response is slightly different with that of Si. As indicated in Fig. 5.7, when the gate bias on n-type GaN MOS capacitors sweep from high to low, the inversion layer cannot form even the measurement is conducted under low frequency. This behavior is mainly due to the very low generation rate of minority carriers for wide bandgap semiconductors [30,31].
5.4.2 Basic Theory of GaN-based MIS Heterostructure

Capacitance

Fig. 5.8 The schematic and equivalent circuit of a MIS diode: (a) the top view of the layout for a typical circular MIS diode; (b) the cross section and equivalent circuit element distribution; (c) the equivalent circuit topology.

The schematic and the equivalent circuit of a MIS diode with AlGaN/GaN heterostructure are indicated in Fig. 5.8. Fig. 5.8 shows (a) the top view of the layout for a typical circular MIS diode, (b) its cross section and equivalent circuit element distribution and (c) its equivalent circuit topology. Only the traps located at the interface between gate insulator and III-nitride
semiconductor will be discussed. The resistance \( R_s \) stands for the series resistance from the ohmic contact to the channel below gate through the access region between the source and gate electrodes. The resistance \( R_t \) shows the effect of the gate leakage current through the gate to the channel. \( C_{IN} \) represents the capacitance of the gate insulator. \( C_b \) accounts for the capacitance of the barrier layer (here the term “barrier” may also include the possible cap layer). \( C_d \) represents the capacitance of the channel depletion region. The \( C_{it} \) and \( R_{it} \) in series describe the capacitance effect of the traps located at the interface between the gate insulator and III-nitride semiconductor materials. With the change of gate bias, the number of trapped electrons at the interface states varies, thus an effective capacitor \( C_{it} \) is formed. The \( R_{it} \) together with \( C_{it} \) can describe the time delay (\( \tau \)) required for the electrons trapped at the interface to reach equilibrium with those in the channel, and \( C_{it} \) which is related to the trap density (\( D_{it} \)) can be expressed as [32]:

\[
\begin{align*}
\tau &= R_{it} C_{it} \\
D_{it} &= \frac{C_{it}}{qA}
\end{align*}
\]

(5.6)

where \( A \) is the area of the gate.

**5.4.3 Thickness/Permitivity Measurement of the Gate Insulator by C-V Technique**

If the diode gate leakage current is negligible, the value of \( R_t \) will be extremely large. On the other hand, when the gate bias is oscillating at a very high
frequency that the emission and capture of the electrons in the interface traps cannot catch up with the change of the gate bias, then the effect of $C_{it}$ and $R_{it}$ can be ignored. Furthermore, when the device is working in the accumulation region, $C_d$ is not plausible anymore. Based on these assumptions, the circuit shown in Fig. 5.8 (c) can be simplified into Fig. 5.9 (a). Similarly, the equivalent circuit for the corresponding conventional Schottky diode can also be simplified into Fig. 5.8 (b). The equivalent measured circuit through $C$-$V$ measurement is assumed to be that showed in Fig. 5.9 (c).

Fig. 5.9 (a) Simplified circuit of Fig. 5.7 (c); (b) Simplified circuit of the conventional Schottky diode and (c) Measured circuit by $C$-$V$ measurements.

The $C_m$ and $G_m$ shown in Fig. 5.9 (c) are the values of capacitance and conductance directly measured by the $C$-$V$ equipment. The series resistance $R_s$ can be determined by biasing the diode into accumulation region according to:
\[ R_s = \frac{G_m}{G_m^2 + \omega^2 C_m^2} \]  

(5.7)

The effect of \( R_s \) on the measured capacitance and conductance can thus be excluded by:

\[
\begin{align*}
C_m' &= \frac{C_m}{(1 - G_m R_s)^2 + (\omega C_m R_s)^2} \\
G_m' &= \frac{\omega^2 R C_m C_m' - G_m}{R G_m' - 1}
\end{align*}
\]

(5.8)

For conventional Shottky (SB) diode \((C_m' = C_{HEMT})\):

\[ C_{HEMT} = C_b \]  

(5.9)

For MIS diode \((C_m' = C_{MISHEMT})\):

\[
\frac{1}{C_{MISHEMT}} = \frac{1}{C_{IN}} + \frac{1}{C_b}
\]

(5.10)

\( C_{IN} \) can thus be calculated from the measured overall capacitance for the corresponding MIS diode \((C_{MISHEMT})\) and conventional Schottky diode \((C_{HEMT})\):

\[ C_{IN} = \frac{1}{\left( \frac{1}{C_{MISHEMT}} - \frac{1}{C_{HEMT}} \right)} \]  

(5.11)

In general, \( C_{IN} \) is related to dielectric constant \( k \) and thickness of the gate dielectric layer \( d \) by the following expression:

\[ C_{IN} = \frac{Ak}{d} \]  

(5.12)
where $A$ is the area of the diode gate.

Fig. 5.10 High frequency (at 1 MHz) $C-V$ characteristics of SB and ALD-ZrO$_2$ AlGaN/GaN MIS diodes after $R_s$ is subtracted.

Therefore, if one of the values between $k$ and $d$ is determined, the left one can be calculated by using equation 5.12. Through the capacitance measurement of MIM structures as described in Chapter 5.3, the $k$ value of 18 is estimated. In order to have a comparison between MIS and SB diodes, GaN HEMTs with Schottky barrier were also fabricated for reference. Capacitance-Voltage ($C-V$) characteristics of SB and ZrO$_2$ MIS diodes measured at 1 MHz are plotted in Fig. 5.10. At zero gate voltage bias (accumulation region), $C_{\text{MISHEMT}}=3.38 \times 10^{-7}$ F/cm$^2$ and $C_{\text{HEMT}}=4.28 \times 10^{-7}$ F/cm$^2$. Taking $k$ as 18, the thickness of insulator
layer is calculated as 9.9 nm, which is in good agreement with the designed thickness (10 nm).

5.4.4 Evaluation of Interface Quality of AlGaN/GaN MISHEMTs with ALD-ZrO$_2$ as Gate Dielectric by C-V Technique

If a large amount of electronic states existed at the interface between ZrO$_2$ and AlGaN/GaN HEMT substrates, the transition region of the measured $C-V$ will be broadened when the gate voltage sweeps from the accumulation region to the depletion region, which is rather similar to the case of Si MOS diodes. For a trap-free AlGaN/GaN MIS diode, when the gate voltage is ramped down from a high gate bias to a point lower than the threshold voltage $V_{th}$, the channel will be turned off and $C_{MISHEMT}$ will sharply decrease to a small value nearly close to zero. However, when a large amount of interface traps exist at the interface between the gate dielectric layer and the III-nitride semiconductor, the traps will capture or emit electrons when gate bias changes. These trap charge variations will cause the change of threshold voltage $V_{th}$. When reflected on the $C-V$ curves, the trapped charge will lead to a broader transition from the depletion to the accumulation region. Thus, the degree of the sharpness for this transition in the $C-V$ curve can be used to roughly judge the interfacial quality of the gate insulators on III-nitride semiconductors. As can be seen from Fig.5.10, the transition region from depletion to accumulation of the $C-V$ curve is rather
sharp for AlGaN/GaN MIS diode with ALD-ZrO$_2$ as the gate dielectric, which indicates good interfacial quality for ALD-ZrO$_2$ on AlGaN/GaN HEMT substrates (with small amounts of traps inside the oxide and/or at the interface).

Fig. 5.11 $C$-$V$ curves of AlGaN/GaN MIS structures on Si with ALD-ZrO$_2$ as gate dielectric measured at high frequency (1 MHz) and low frequency (10 kHz).

Another simple technique to directly evaluate the quality of the thin dielectric films on III-nitride semiconductors is the comparison between high and low frequency $C$-$V$ measurements. At a rather low frequency, the electrons at the interface states have sufficient time to reach equilibrium through electron exchange with electrons at the conduction band in the channel, and hence $C_{it}$ will be added to the measured overall capacitance $C_m$. As a result, the measured overall capacitance at low frequency will be larger than the one measured at
high frequency, and the differences varies with the electrical potential at the interface, which relies on the gate bias. Fig 5.11 plots the $C-V$ curves for AlGaN/GaN MIS structure with ALD-ZrO$_2$ as gate dielectric measured at high frequency (1 MHz) and low frequency (10 kHz). As can be seen from Fig.5.11, the difference between these two curves at high and low frequencies is rather small. This may further indicate good quality of ALD-ZrO$_2$ on III-nitride semiconductors.

![Simplified equivalent circuit of a MIS diode for interface trap density calculation](image)

Fig.5.12 Simplified equivalent circuit of a MIS diode for interface trap density calculation by “Hi-Lo frequency” method.

Above-mentioned two techniques can be only employed for qualitative evaluation of the quality of the deposited ZrO$_2$ thin films on III-nitride semiconductors. However, “Hi-Lo frequency” method [33,34] and AC conductance method [35] are the two commonly used simple methods to
quantitatively determine the interface trap density \((D_{it})\). Although these two methods can only estimate interfacial trap density within limited energy range, they are still widely utilized for interfacial trap density calculation for GaN MISHEMTs due to its simplicity and easy availability for laboratory measurements. Thus, these two methods are utilized in this work for the determination of interfacial trap density \(D_{it}\) of ZrO\(_2\) GaN MISHEMTs.

As discussed, information of trap effects can be extracted from the difference between the measured overall capacitance at high and low frequencies. The simplified equivalent circuit of a MIS diode for the calculation of interface state density by “Hi-Lo frequency” method is shown in Fig.5.12. The interface state density can be calculated as [34]:

\[
D_{it} = \frac{C_{LF} - C_{HF}}{q(1 - \frac{C_{LF}}{C_{IN}})(1 - \frac{C_{HF}}{C_{IN}})}
\]

(5.13)

where \(C_{LF}\) and \(C_{HF}\) are capacitance values at low (10 kHz) and high frequencies (1 MHz) after \(R_s\) subtraction from the measured capacitance values \((C_m')\) of AlGaN/GaN MIS diodes with ALD-ZrO\(_2\) as gate dielectric.

The conductance, which represents the loss mechanism due to the capture and emission of carriers at the interface traps, is a good method to measure the interface trap density. AC conductance method is based on analyzing the loss which is caused by the change in the trap level charge state and thus is a sensitive method to determine trap density [35]. To further simplify the
analysis, the $C_{IN}$ in the circuit of Fig. 5.13 (a) can be subtracted and the part inside the dashed frame can be de-embedded. The $C_b$ and $C_d$ in series can be combined as one element $C_d'$. After Thevenin transformation, the circuit of Fig. 5.13 (b) can be transferred into the one described in Fig. 5.13 (c). With the measurement of the equivalent parallel conductance $G_p$ of the MIS diode, which is a function of the bias voltage and frequency, the trap density can be estimated.

\[
\frac{G_p}{\omega} = \frac{qD_{it}}{2\omega\tau_{it}} \ln[1 + (\omega\tau_{it})^2]
\]

(5.14)

Fig. 5.13 Simplified equivalent circuit of a MIS diode for interface trap density calculation by AC conductance method.

Assuming a continuum of trap energy levels, the equivalent parallel conductance $G_p$ as a function of radial frequency can be described as:
where $\tau_{it}$ is the trap state time constant and $\omega=2\pi f$ ($f$ is measurement frequency) is the radial frequency. In equation 5.14, $G_p/\omega$ has a maximum at $\omega\approx2/\tau_{it}$. Hence, $D_{it}$ can be determined by the maximum $G_p/\omega$ and $\tau_{it}$. Here, $\tau_{it}$ can be evaluated from $\omega$ at the peak conductance location on the $\omega$-axis. Both the interface trap density $D_{it}$ and trap level energy position $E_T$ can be estimated as follows:

$$D_{it} = \frac{2.5}{q} \left( \frac{G_p}{\omega} \right)_{\text{max}} \quad (5.15)$$

$$E_T = E - E_C = -kT \ln(\tau_{it}\sigma_T N_c v_i) \quad (5.16)$$

where $k$ is the Boltzmann constant, $T$ is the temperature and here $T=300$ K, $\sigma_T$ is the capture cross section of the trap densities, $N_C$ is the density of states in the conduction band, $v_i$ is the average thermal velocity of the carriers.

However, the $G_p$ determined by equation 5.14 is based on the parallel $C_p$-$G_p$ equivalent circuit shown in Fig.5.13 (c), which ignores the effect of the gate insulator capacitance $C_{IN}$. A circuit comparison of Fig.5.12 (b) and Fig.5.13 (c) gives $G_p/\omega$ with respect to the measured capacitance $C_m'$ (after $R_s$ subtraction), the measured conductance $G_m'$ (after $R_s$ subtraction) and the insulator layer capacitance $C_{IN}$ as

$$\frac{G_p}{\omega} = \frac{\omega G_m C_{IN}^2}{G_m^2 + \omega^2 (C_{IN} - C_m')^2} \quad (5.17)$$

Under different gate biases, the parallel conductance ($G_p/\omega$) versus radial
frequency (ω) curves obtained from AlGaN/GaN MIS diodes with ALD-ZrO₂ as gate dielectric are plotted in Fig.5.14. The solid lines are fitting curves for experimental \( G_p(\omega) \) data and \( D_{it} \) and \( \tau_{it} \) can be extracted from these fitting curves.

\[
\begin{align*}
G_p/\omega (\text{nS·s·cm}^{-2}) & \quad \text{Radial Frequency (s}^{-1})
\end{align*}
\]

\( V_G = -5.59 \text{ V} \)
\( V_G = -5.69 \text{ V} \)
\( V_G = -5.75 \text{ V} \)
\( V_G = -5.81 \text{ V} \)
\( V_G = -5.88 \text{ V} \)

Fig.5.14 \( G_p/\omega \) versus ω for AlGaN/GaN MIS diodes with ALD-ZrO₂ as gate dielectric at different gate biases. The solid lines are fitting curves.

The extracted interface state density (\( D_{it} \)) as a function of their energy (\( E_T \)) for ZrO₂ MIS diodes determined by both “Hi-Lo frequency” and AC conductance methods are plotted in Fig.5.15. The trap level energy position \( E_T \) under different gate biases was evaluated by assuming \( \sigma = 3.4 \times 10^{-15} \text{ cm}^2 \),
Fig. 5.15 Extracted $D_{it}$ as a function of energy obtained by “Hi-Lo frequency” method and AC conductance method conducted at room temperature from 10 kHz to 1 MHz for AlGaN/GaN MIS diodes with ALD-ZrO$_2$ as gate dielectric.

$N_C = 4.3 \times 10^{14} \times T^{3/2}$ cm$^{-3}$, and $v_t = 2.6 \times 10^7$ cm/s [36]. However, due to the limitation of given frequency range (10 kHz to 1 MHz) and with the measurements only conducted at room temperature, the range of $E_T$ is limited from -0.29 eV to -0.36 eV. The reduction of the $D_{it}$ value from $\sim 4 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ at energy of -0.29 eV to $\sim 7 \times 10^{10}$ cm$^{-2}$·eV$^{-1}$ at $E_T$ of -0.38 eV was observed by AC conductance method as shown in Fig. 5.15. Similar to the results extracted by AC conductance method, $D_{it}$ decreased from $\sim 3 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ to $\sim 1 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ in the same energy range was determined by “Hi-Lo frequency”.
method. When compared with interface state density determined by AC conductance measurements for AlGaN/GaN MIS structures with 10 nm thick ALD-Al₂O₃ as gate dielectric reported by Gregušová [37], our result is slightly lower in the similar energy range. This may indicate good interfacial property of the ALD-ZrO₂ on nitride-based semiconductor surfaces.

5.5 DC Characteristics of AlGaN/GaN MISHEMTs on Si with ALD-ZrO₂ as Gate Dielectric

Fig.5.16 (a) shows \( I_{DS}-V_{DS} \) curves of AlGaN/GaN MISHEMTs on Si with ZrO₂ as gate dielectric and Fig.5.16 (b) compares the DC transfer characteristics of ZrO₂ GaN MISHEMTs and referenced Schottky Barrier (SB) HEMTs. The drop in drain current for higher drain and gate bias can be attributed to self-thermal effect. It is evident that MISHEMTs with 10 nm thick ZrO₂ insulator can work at a high positive gate voltage of +5 V while still maintaining a low gate leakage current. The ZrO₂ MISHEMTs exhibited higher maximum drain current densities (\( I_{d\text{max}} \)) of 790 mA/mm as compared to the referenced SB-HEMTs (\( I_{d\text{max}}=638 \) mA/mm). As expected, the ZrO₂ MISHEMTs showed a shift of threshold voltage (\( V_{TMIS}= -3.9 \) V) with a slight reduction of the maximum extrinsic transconductance (\( g_{m\text{max}}=138 \) mS/mm) as compared with those for SB-HEMTs (\( V_{TSB}= -3.0 \) V and \( g_{m\text{max}}=146 \) mS/mm). The gate-to-channel modulation ability was slightly reduced due to the insertion of the high-\( k \) ZrO₂ insulator, which results in the shift of threshold voltage and smaller \( g_{m\text{max}} \) [28].
If the change of the flat band voltage and the pinning of the Fermi-level at the interface can be ignored, the change of threshold voltage $\Delta V_{th}$ due to the insertion of high-$k$ dielectric can be written as [29]:

$$\Delta V_{th} = \frac{V_{TSB} \times d_{st} \times \varepsilon_B}{d_B \times \varepsilon_{st}},$$

(5.18)

where $V_{TSB}$ is the threshold voltage for the AlGaN/GaN SB-HEMTs without...
using high-\(k\) dielectric, \(d_B, d_{ox}, \varepsilon_B\), and \(\varepsilon_{ox}\) are thickness and dielectric constant for the barrier layer (here term “barrier layer” may also include possible cap layer) and dielectric layer, respectively. Taking \(d_B, \varepsilon_B\) and \(\varepsilon_{ox}\) as 20.5 nm, 9 and 18 respectively, a \(\Delta V_{th}\) of \(\sim 0.8\) V was roughly estimated, which is very close to the value we obtained. This may further confirm good interface quality between the ALD-ZrO\(_2\) insulating layer and the surface of nitride-based semiconductors.

Fig. 5.17 shows the transfer characteristics of AlGaN/GaN MISHEMT with ALD-ZrO\(_2\) as gate dielectric at \(V_{DS}=8\) V and \(V_{DS}=1\) V in semi-log scale. \(I_{ON}/I_{OFF}\) ratio \(\sim 10^6\) at \(V_{DS}=8\) V were obtained.

Fig. 5.17 Transfer characteristics of AlGaN/GaN MISHEMTs with ALD-ZrO\(_2\) as gate dielectric at \(V_{DS}=8\) V and \(V_{DS}=1\) V plotted in semi-log scale.

Gate \(I-V\) characteristics for ZrO\(_2\) MISHEMTs and referenced SB-HEMTs are shown in Fig. 5.18. Large reduction in the reverse gate leakage currents at \(V_g=\)
Fig. 5.18 Gate I-V characteristics of AlGaN/GaN MISHEMTs with ALD-ZrO$_2$ as gate dielectric and referenced SB-HEMTs.

10 V of MISHEMTs with 10 nm thick ZrO$_2$ as gate dielectric ($\sim 10^{-5}$ mA/mm) by four orders of magnitude as comparison to the referenced SB-HEMTs ($\sim 10^{-1}$ mA/mm) were observed. More importantly, a forward gate bias voltage as high as 7.4 V can be reached if we define the limit of the gate leakage current at 1 mA/mm. This gives the oxide electrical strength of $\sim$7.4 MV/cm, which is the highest value achieved for ZrO$_2$ on GaN-based HEMTs so far. The high forward gate bias voltage allows for higher input voltage swing to be applied at the gate.

Table 5.2 compares the key parameters of GaN-based MISHMTs using ZrO$_2$ as the gate dielectric in literature with those measured results from our devices. It can be seen that the usage of 10 nm thick ALD-ZrO$_2$ insulating layer has the advantage to both reduction of gate leakage current and increment of forward
input gate voltage to 7.4 V while still maintaining a reasonable $g_{\text{rmax}}$ value.

Table 5.2 Comparison of key parameters of GaN-based MISHEMTs with ZrO$_2$ as gate dielectric.

<table>
<thead>
<tr>
<th>$T_{\text{ox}}$ (nm)</th>
<th>Deposition method</th>
<th>$L_g$ (μm)</th>
<th>$g_{\text{rmax}}$ (mS/mm)</th>
<th>Magnitude of reduction for $I_{g\text{-leakage}}$ ($V_{g}=-10$ V)</th>
<th>Forward $V_{g}$ at $I_g=1$ mA/mm (V)</th>
<th>$E_{\text{ox}}$ (MV/cm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>E-beam</td>
<td>1</td>
<td>96.74</td>
<td>1 order</td>
<td>3</td>
<td>N.A [28]</td>
</tr>
<tr>
<td>10.5 -11</td>
<td>ALD</td>
<td>2</td>
<td>N.A</td>
<td>3 orders</td>
<td>≥2</td>
<td>N.A [39]</td>
</tr>
<tr>
<td>10</td>
<td>ALD</td>
<td>1</td>
<td>140</td>
<td>N.A</td>
<td>∼6</td>
<td>N.A [40]</td>
</tr>
<tr>
<td>10</td>
<td>MOCVD</td>
<td>2</td>
<td>110</td>
<td>4 orders</td>
<td>4</td>
<td>4 [29]</td>
</tr>
<tr>
<td>30</td>
<td>E-beam</td>
<td>2</td>
<td>140</td>
<td>4 orders</td>
<td>N.A</td>
<td>7.15 [38]</td>
</tr>
<tr>
<td>10</td>
<td>ALD</td>
<td>1.9</td>
<td>138</td>
<td>4 orders</td>
<td>7.4</td>
<td>7.4 this work</td>
</tr>
</tbody>
</table>

**Summary**

AlGaN/GaN MISHEMTs on high-resistivity Si substrate using 10 nm thick ALD-ZrO$_2$ as gate dielectric were demonstrated in this chapter. The devices with $L_g=1.9$ μm showed $g_{\text{rmax}}$ of 138 mS/mm and $I_{\text{rmax}}$ of 790 mA/mm at $V_g=+5$ V. Compared with conventional AlGaN/GaN SB-HEMTs, AlGaN/GaN MISHEMTs with ALD-ZrO$_2$ as gate dielectric showed a reduction of reverse gate leakage current by four orders of magnitude with significant improvement of gate forward bias voltage (>7.4 V). Low interface trap density ($D_{\text{it}}$) in the range of $7 \times 10^{10}$ cm$^{-2}$·eV$^{-1}$ to $4 \times 10^{11}$ cm$^{-2}$·eV$^{-1}$ obtained by using AC conductance and “Hi-Lo frequency” methods suggests good interface quality.
between ALD-ZrO₂ and nitride-based semiconductors interface.

References


Chapter 6

Conclusions and Recommendations for Future Work

6.1 Conclusions

In this thesis, the use of ALD-ZrO$_2$ as gate insulator and passivation layer for GaN MISHEMTs is studied. Two key areas for the implementation of ZrO$_2$ in GaN MISHEMTs as gate dielectric, namely band alignment and interfacial properties between ZrO$_2$ and GaN, are investigated. The main contributions of this thesis are summarized below.

The band alignment between ZrO$_2$ and GaN was experimentally investigated. Using angle-resolved XPS measurements combined with numerical calculations, valence band discontinuity $\Delta E_V$ of 1 eV and conduction band discontinuity $\Delta E_C$ of 1.2 eV at ZrO$_2$/GaN interface were determined by taking into account of GaN surface band bending and gradient potential in ZrO$_2$ layer. The results suggest that ZrO$_2$ is a good high-$k$ insulator with sufficient energy barrier for both p and n-type carriers in GaN-based devices.

The device fabrication process, such as surface pre-treatment before ALD deposition and post-deposition annealing, has great influences on the interfacial chemical bonding states between ALD-ZrO$_2$ and GaN-based semiconductors.
The effectiveness of BOE pre-treatment on the formation of interfacial oxide layer between the ALD-ZrO$_2$ and AlGaN were evaluated. Owing to high reactivity of Al atoms, more prominent oxidation of Al atoms is observed, which results in thicker interfacial layer formed on BOE treated surface. Furthermore, for AlGaN, the presence of the native oxide at the surface may serve as a protecting layer to inhibit the surface from further parasitic oxidization during ALD deposition process, which results in a much thinner interfacial oxide layer with better interface quality. The widely used BOE surface pre-treatment process prior to ALD may not be favorable for ZrO$_2$/AlGaN interface.

The effect of post-deposition annealing in N$_2$ on interfacial chemical bonding states for ALD-ZrO$_2$ on GaN and Al$_{0.5}$Ga$_{0.5}$N was analyzed by XPS and HR-TEM. The formation/annihilation of the interfacial oxide layer is highly relied on the annealing temperatures. With the increment of temperatures to 500 °C, interfacial quality is improved with the annihilation of the interfacial oxide layer, which could be ascribed to the “clean up” effect of ALD-ZrO$_2$ on GaN-based semiconductors. However, for AlGaN, higher effectiveness of the passivation of Al-O bond than Ga-O bond through the “clean up” effect near the interface is observed. On the other hand, deterioration of the interface quality owing to the re-growth of interfacial layer at higher annealing temperatures is also found. Due to higher reactivity of Al atoms, Al atoms are easier to be oxidized when compared to Ga atoms.
The results in this work provide important process guidelines for the utilization of ALD-ZrO$_2$ as high-$k$ gate insulator and passivation layer for AlGaN/GaN HEMTs.

Finally, AlGaN/GaN MISHEMTs on high-resistivity Si substrate using 10 nm thick ALD-ZrO$_2$ as gate insulator and passivation layer were demonstrated. The devices with $L_g=1.9$ μm showed $g_{\text{max}}$ of 138 mS/mm and $I_{\text{dmax}}$ of 790 mA/mm at $V_g=+5$ V. Compared with conventional AlGaN/GaN SB-HEMTs, AlGaN/GaN MISHEMTs with ALD-ZrO$_2$ as gate dielectric showed a reduction of reverse gate leakage current by four orders of magnitude with significant improvement of gate forward bias voltage (>7.4 V). Low interface trap density ($D_{\text{it}}$) in the range of $7\times10^{10}$ cm$^{-2}$eV$^{-1}$ to $4\times10^{11}$ cm$^{-2}$eV$^{-1}$ obtained by using AC conductance and “Hi-Lo frequency” methods suggests high interface quality between ALD-ZrO$_2$ and GaN-based semiconductor interface.

6.2 Recommendations for Future Work

(1) Although the excellent electrical performance has been achieved for AlGaN/GaN MISHEMTs utilizing a thin layer of ALD-ZrO$_2$ as gate insulator and passivation layer in this thesis, there is still much room for the further improvements. More optimizations can be applied to further improve the quality of the ALD-ZrO$_2$ gate dielectric, such as lower fixed charge density, higher interface stability, higher crystallization temperature and larger dielectric
constant. On the other hand, additional surface pre-treatments, including utilization of plasma pre-treatment [1-4] and sulfur passivation [5] to remove or passivate the unintentional and uncontrollable native oxide layer, can also be utilized to further improve the interface quality.

(2) Although ALD-ZrO$_2$ has been demonstrated as an excellent high-$k$ material for AlGaN/GaN MISHEMTs, there are still some problems needed to be solved before the widely usage of GaN MISHEMTs with ZrO$_2$ as gate dielectric for power amplifier and RF circuit. Among these problems, device reliability like stress issue and surface roughness is a rather important consideration. Reliability measurements, such as thermal stress, DC and RF stress and high-temperature characterizations can be applied to further understand the device reliability mechanisms behind. In addition, advanced device structure can also be utilized to further improve device performance and reliability.

References


List of Publications

**Journal Papers:**


6. G. Ye, H. Wang, S. L. G. Ng, R. Ji, S. Aurlkumaran, G. I. Ng, Y. Li, Z. H. Liu


**Conference Papers:**

1. Y. Li, G. I. Ng, S. Arulkumaran, C. M. Manoj Kumar, K. S. Ang, H. Wang, G. Ye, R. Hofstetter, M. J. Anand, “Investigations of CMOS-Compatible Non-Gold Ta/Si/Ti/Al/Ni/Ta Ohmic Contact for AlGaN/GaN HEMT on Si with Low Contact Resistance”, *International Conference on Nitride Semiconductors*
Appendix A

A Generic Process Flow for AlGaN/GaN MISHEMTs with ALD-ZrO₂ as Gate Dielectric

This appendix shows a generic process flow for AlGaN/GaN MISHEMTs with ALD-ZrO₂ as gate dielectric. The whole fabrication process for MISHEMTs includes mainly five steps: mesa isolation, ohmic contact formation, gate dielectric deposition, gate formation and pad and interconnection metallization.

1. Mesa Isolation

Organic Cleaning

(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI Water
(4) Dry blow with Nitrogen
(5) Dehydration baking on hot plate (105 °C, 5 minutes)

AZ 1518 Photoresist Coating

(1) Wafer cooling down after dehydration baking (5 minutes)
(2) Place wafer on spinner chuck (vacuum on)
(3) AZ 1518 photoresist coating
(4) Spin (4000 rpm, 30 seconds)

(5) Soft baking on hot plate (105 °C, 45 seconds)

**Exposure & Development**

(1) Exposure by a UV-light (320 nm) contact mask aligner (hard contact mode, 28 seconds)

(2) Develop in CD-26 (45 seconds)

(3) Rinse by DI water

(4) Inspection (microscopy)

**Plasma Descum**

(1) Chamber pressure (200 mTorr)

(2) O_{2} flow rate (20 sccm)

(3) RF power (30 W)

(4) Process time (90 seconds)

**Mesa Etching by ICP**

(1) BCl_{3} flow rate (20 sccm)

(2) Cl_{2} flow rate (10 sccm)

(3) RF power (50 W)

(4) ICP power (100 W)

(5) Chamber pressure (10 mTorr)

(6) Etch rate: ~13 nm/min

**Removal of Residue Photoresist by Organic Cleaning**

(1) Clean by Acetone (10 minutes)

(2) Clean by IPA (10 minutes)
(3) Rinse by DI water
(4) Dry blow with Nitrogen

2. Ohmic Contact Formation

**Organic Cleaning**

(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI Water
(4) Dry blow with Nitrogen
(5) Dehydration baking on hot plate (105 °C, 5 minutes)

**AZ 5214 Photoresist Coating**

(1) Wafer cooling down after dehydration baking (5 minutes)
(2) Place wafer on spinner chuck (vacuum on)
(3) AZ 5214 photoresist coating
(4) Spin (4000 rpm, 30 seconds)
(5) Soft baking on hot plate (105 °C, 1 minute)

**Exposure & Development**

(1) Exposure by a UV-light (320 nm) contact mask aligner (hard contact mode, 1.2 seconds)
(2) Post-exposure baking on hot plate (115 °C, 1 minute)
(3) Flood exposure by a UV-light (320 nm) contact mask aligner (28 seconds)
(4) Develop in CD-26 (45 seconds)
(5) Rinse by DI water
Plasma Descum

(1) Chamber pressure (200 mTorr)
(2) O₂ flow rate (20 sccm)
(3) RF power (30 W)
(4) Process time (90 seconds)

Surface Preparation

(1) Clean by BOE (30 seconds)
(2) Rinse by DI water
(3) Dry blow with Nitrogen

Metal Evaporation by E-beam

(1) Load wafer
(2) Chamber pressure (< 10⁻⁶ Torr)
(3) Metal deposition

<table>
<thead>
<tr>
<th>Metal layer</th>
<th>Thickness (nm)</th>
<th>Deposition Rate (Å/sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ti</td>
<td>25</td>
<td>1</td>
</tr>
<tr>
<td>Al</td>
<td>200</td>
<td>1</td>
</tr>
<tr>
<td>Ni</td>
<td>40</td>
<td>1</td>
</tr>
<tr>
<td>Au</td>
<td>50</td>
<td>1</td>
</tr>
</tbody>
</table>

Liftoff

(1) Soak wafer into Acetone until metal peels off from the surface
(2) Rinse by IPA
(3) Rinse by DI water
(4) Dry blow with Nitrogen
(5) Inspection (microscopy)

**Annealing by RTP**
(1) Load wafer
(2) Keep the flow of nitrogen into the chamber (10 minutes)
(3) Ramp the temperature up to 825 °C in 1 minute
(4) Anneal in Nitrogen atmosphere (825 °C, 30 seconds)
(5) Chamber cooling down
(6) Unload wafer
(7) Ohmic contacts inspection (TLM pattern)

3. ZrO₂ Gate Dielectric Deposited by ALD

**Organic Cleaning**
(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI Water
(4) Dry blow with Nitrogen

**Surface Preparation**
(1) Clean by BOE (30 seconds)
(2) Rinse by DI water
(3) Dry blow with Nitrogen

**ZrO₂ Deposition**
(1) Load wafer

(2) Chamber temperature (250 °C)

(3) Chamber pressure (0.6 Torr)

(4) Pulse of H₂O (400 milliseconds)

(5) Purge with Nitrogen (6 seconds)

(6) Pulse of Metalorganic source (40 milliseconds)

(7) Purge with Nitrogen (6 seconds)

(8) Repeat from (4) to (7) for 120 cycles

(9) Unload wafer

4. Gate Deposition

Organic Cleaning

(1) Clean by Acetone (10 minutes)

(2) Clean by IPA (10 minutes)

(3) Rinse by DI Water

(4) Dry blow with Nitrogen

(5) Dehydration baking on hot plate (105 °C, 5 minutes)

AZ 5214 Photoresist Coating

(1) Wafer cooling down after dehydration baking (5 minutes)

(2) Place wafer on spinner chuck (vacuum on)

(3) AZ 5214 photoresist coating

(4) Spin (4000 rpm, 30 seconds)

(5) Soft baking on hot plate (105 °C, 1 minute)
Exposure & Development

(1) Exposure by a UV-light (320 nm) contact mask aligner (hard contact mode, 1.2 seconds)

(2) Post-exposure baking on hot plate (115 °C, 1 minute)

(3) Flood exposure by a UV-light (320 nm) contact mask aligner (28 seconds)

(4) Develop in CD-26 (45 seconds)

(5) Rinse by DI water

(6) Inspection (microscopy)

Plasma Descum

(1) Chamber pressure (200 mTorr)

(2) O₂ flow rate (20 sccm)

(3) RF power (30 W)

(4) Process time (90 seconds)

Metal Evaporation by E-beam

(1) Load wafer

(2) Chamber pressure (<10⁻⁶ Torr)

(3) Metal Deposition

<table>
<thead>
<tr>
<th>Metal layer</th>
<th>Thickness (nm)</th>
<th>Deposition Rate (Å/sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ni</td>
<td>50</td>
<td>1</td>
</tr>
<tr>
<td>Au</td>
<td>400</td>
<td>1</td>
</tr>
</tbody>
</table>

Liftoff

(1) Soak wafer into Acetone until metal peels off from the surface

(2) Rinse by IPA
(3) Rinse by DI water
(4) Dry blow with Nitrogen
(5) Inspection (microscopy)

5. Pad and Interconnection Metallization

5.1 ZrO$_2$ RIE Etching to Open Window for Pad and Interconnect

Organic Cleaning

(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI Water
(4) Dry blow with Nitrogen
(5) Dehydration baking on hot plate (105 °C, 5 minutes)

AZ 5214 Photoresist Coating

(1) Wafer cooling down after dehydration baking (5 minutes)
(2) Put wafer on spinner chuck (vacuum on)
(3) AZ 5214 photoresist coating
(4) Spin (4000 rpm, 30 seconds)
(5) Soft baking on hot plate (105 °C, 1 minute)

Exposure & Development

(1) Exposure by a UV-light (320 nm) contact mask aligner (hard contact mode, 1.2 seconds)
(2) Post-exposure baking on hot plate (115 °C, 1 minute)
(3) Flood exposure by a UV-light (320 nm) contact mask aligner (28 seconds)
(4) Develop in CD-26 (45 seconds)
(5) Rinse by DI water
(6) Inspection (microscopy)

Plasma Descum
(1) Chamber pressure (200 mTorr)
(2) $O_2$ flow rate (20 sccm)
(3) RF power (30 W)
(4) Process time (90 seconds)

$ZrO_2$ RIE Etching
(1) $BCl_3$ flow rate (20 sccm)
(2) $Cl_2$ flow rate (10 sccm)
(3) RF power (50 W)
(4) Chamber pressure (10 mTorr)
(5) Etch rate: $\sim$5 nm/min

Removal of Residue Photoresist by Organic Cleaning
(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI water
(4) Dry blow with Nitrogen

5.2 Pad and Interconnection Deposition

Organic Cleaning
(1) Clean by Acetone (10 minutes)
(2) Clean by IPA (10 minutes)
(3) Rinse by DI Water
(4) Dry blow with Nitrogen
(5) Dehydration baking on hot plate (105 °C, 5 minutes)

**AZ 5214 Photoresist Coating**
(1) Wafer cooling down after dehydration baking (5 minutes)
(2) Put wafer on spinner chuck (vacuum on)
(3) AZ 5214 photoresist coating
(4) Spin (4000 rpm, 30 seconds)
(5) Soft baking on hot plate (105 °C, 1 minute)

**Exposure & Development**
(1) Exposure by a UV-light (320 nm) contact mask aligner (hard contact mode, 1.2 seconds)
(2) Post-exposure baking on hot plate (115 °C, 1 minute)
(3) Flood exposure by a UV-light (320 nm) contact mask aligner (28 seconds)
(4) Develop in CD-26 (45 seconds)
(5) Rinse by DI water
(6) Inspection (microscopy)

**Plasma Descum**
(1) Chamber pressure (200 mTorr)
(2) O₂ flow rate (20 sccm)
(3) RF power (30 W)
(4) Process time (90 seconds)

**Metal Evaporation by E-beam**
(1) Load wafer

(2) Chamber pressure (<10⁻⁶ Torr)

(3) Metal deposition

<table>
<thead>
<tr>
<th>Metal layer</th>
<th>Thickness (nm)</th>
<th>Deposition Rate (Å/sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ti</td>
<td>50</td>
<td>1</td>
</tr>
<tr>
<td>Au</td>
<td>300</td>
<td>1</td>
</tr>
</tbody>
</table>

Liftoff

(1) Soak wafer into Acetone until metal peels off from the surface

(2) Rinse by IPA

(3) Rinse by DI water

(4) Dry blow with Nitrogen

(5) Inspection (microscopy)