MILLIMETER-WAVE IC DESIGN TECHNIQUES
FOR BEAM-FORMING APPLICATIONS

MENG FANYI

School of Electrical & Electronic Engineering

A thesis submitted to the Nanyang Technological University
in partial fulfillment of the requirement for the degree of

Doctor of Philosophy

2015
ABSTRACT

The monolithic millimeter-wave integrated circuits have the advantages of high performance, in terms of bandwidth, power consumption, compact physical size, and hence great integration. Novel building blocks with excellent performance provide the possibility of realizing high speed millimeter-wave communication systems. This research explores and proposes various millimeter-wave design techniques using GLOBALFOUNDRIES 65-nm CMOS technology.

In the first part, miniaturized millimeter-wave SPDT switches are investigated and designed. Using the magnetic switchable artificial resonator concept, two designs achieve low insertion loss and high isolation at 130-180 GHz and 220-285 GHz, respectively. The size reduction is more than 90% compared to prior arts.

In the second part of the research, CMOS passive phase shifters with fine digital phase control are analyzed and designed. By deploying the proposed switched-varactor technique, the fabricated prototype achieves 3-bit phase control in a 90° tuning range at 60 GHz, with low insertion loss and compact circuit size. To cater for 360° phase tuning range applications, the miniaturized switch-type phase shifter is co-designed with the former phase shifter. The measured chip features 5-bit 360° phase control, low insertion loss, small phase/gain errors, and compact size.
The last part of the research presents a millimeter-wave bidirectional low-noise amplifier power amplifier design without using RF switches. The proposed bidirectional matching networks are employed to emulate the lossy RF switches used for conventional bidirectional amplifier designs. A prototype is designed and fabricated for 60 GHz applications. The measured amplifier obtains stable 20 dB power gain in both operation modes, with low noise figure and medium output power.
ACKNOWLEDGEMENTS

This dissertation would not have been possible without the help and support of many people. First, I would like to thank my advisor, Prof. Yeo Kiat Seng. He has invested enormous amount of time in my technical training and his guidance has always been valuable. His motivation and enthusiasm has inspired me to pursue further analysis and understand complex problems. I especially appreciate having the opportunity to do measurements in a cutting edge research lab, where we have measurement equipment all the way up to THz frequency range. Aside from his great technical knowledge and expertise, I also admire his leadership and managerial skills as well as his sense of humor. He has taught so many lessons that I believe will guide me in the future: for example, how to behave in a professional environment, how to give a nice presentation, and how to write a good technical paper. It has been a great pleasure and honor working with him.

I would also like to thank Prof. Ma Kaixue who is now at the University of Electronic Science and Technology of China (UESTC). Before he left NTU, Prof. Ma was with Nanyang Technological University, as the team leader of the 60-GHz flagship chipset project. His experience and knowledge of millimeter-wave IC designs provide valuable guidance and direction for my research. Particularly, he taught me how to write good research papers, which has benefited me in my research work.
I want to thank my co-authors: Prof. Boon Chirn Chye and Mr. Lim Wei Meng. Prof. Boon spent significant amount of time on technical discussions that has helped build the foundation of my research. He is always generous on providing the chip fabrication opportunities. Mr. Lim Wei Meng is the most resourceful person I have known in the area of on-wafer testing.

I also want to thank my friends in the lab who also have shared their knowledge and help: Dr. Yi Xiang, Dr. Kok Chiang Liang, Dr. Li Yihu, Mr. Wang Yong, Dr. Gao Fei, Mr. Deng Tianwei, Mr. Feng Guangyin, Mr. Sun Junyi, and Dr. Liu Hang. Special thank to Prof. Siek Liter who carries an encyclopedia of jokes and laughter to the lab.

I also want to thank my close friends who also have made my life in Singapore more enjoyable: Wu Di, Liu Shuang, Zhang Peng, Zeng Yunjia, Liu Jian, Lu Hongda, Yu Lu, Zhang Zhengchang, Fan Lihua, Zou Suyang, Fang Di, Zhang Ying, Hong Yan, Duan Lisha, Lu Lu, Chen Xiaojie, just to name a few, for all the fun events and dinners together.

The support and encouragement of my parents, Meng Qingya and Zheng Surong, was a great contributor in completing my Ph.D. degree. I can never forget their support, dedication and unending love throughout my life.
Last but not least, I must thank my wife, Xu Shanshan, for her continuous support and unequal love in my Ph.D. journey.
**ABBREVIATIONS**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A/D</td>
<td>Analog to digital/Digital to analog convertor</td>
</tr>
<tr>
<td>CAD</td>
<td>Computer Aided Design</td>
</tr>
<tr>
<td>CPW</td>
<td>Co-Planar Waveguide</td>
</tr>
<tr>
<td>LNA</td>
<td>Low Noise Amplifier</td>
</tr>
<tr>
<td>FET</td>
<td>Field Effect Transistor</td>
</tr>
<tr>
<td>FDD</td>
<td>Frequency-Domain Duplex</td>
</tr>
<tr>
<td>IBFD</td>
<td>In-Band Full-Duplex</td>
</tr>
<tr>
<td>MIS-HEMT</td>
<td>Metal-Insulator-Semiconductor HEMT</td>
</tr>
<tr>
<td>MMIC</td>
<td>Monolithic Microwave Integrated Circuit</td>
</tr>
<tr>
<td>MM-wave</td>
<td>Millimeter-wave</td>
</tr>
<tr>
<td>PDK</td>
<td>Process Design Kit</td>
</tr>
<tr>
<td>PS</td>
<td>Phase Shifter</td>
</tr>
<tr>
<td>PA</td>
<td>Power Amplifier</td>
</tr>
<tr>
<td>RFIC</td>
<td>Radio Frequency Integrated Circuit</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>RTPS</td>
<td>Reflective-type Phase Shifter</td>
</tr>
<tr>
<td>STPS</td>
<td>Switch-type Phase Shifter</td>
</tr>
<tr>
<td>SPDT</td>
<td>Single Pole Double Throw</td>
</tr>
<tr>
<td>SI</td>
<td>Self-Interference</td>
</tr>
<tr>
<td>THz</td>
<td>Terahertz</td>
</tr>
<tr>
<td>TL</td>
<td>Transmission Line</td>
</tr>
<tr>
<td>TDD</td>
<td>Time-Domain Duplex</td>
</tr>
<tr>
<td>VNA</td>
<td>Vector Network Analyzer</td>
</tr>
<tr>
<td>VMPS</td>
<td>Vector Modulation Phase Shifter</td>
</tr>
<tr>
<td>VGA</td>
<td>Variable-Gain Amplifier</td>
</tr>
<tr>
<td>WLAN</td>
<td>Wireless Local Area Network</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

ABSTRACT ................................................................................................................................. I  

ACKNOWLEDGEMENTS .......................................................................................................... III  

ABBREVIATIONS .................................................................................................................. VI  

TABLE OF CONTENTS ........................................................................................................ VIII  

LIST OF FIGURES ................................................................................................................ XII  

LIST OF TABLES .................................................................................................................. XVIII  

CHAPTER 1 ........................................................................................................................... 19  

Introduction ............................................................................................................................ 19  

1.1 Millimeter-wave/Terahertz Applications ................................................................. 19  

1.2 MM-Wave Beam-Forming Techniques .................................................................... 23  

1.3 Terahertz Systems ......................................................................................................... 28  

1.4 CMOS Technologies Leading to MM-wave/THz .................................................... 30  

1.5 Motivation and Objectives .......................................................................................... 31  

1.6 Organization of the Dissertation .................................................................................. 32  

CHAPTER 2 ........................................................................................................................... 37  

Sub-Terahertz SPDT Switches ............................................................................................ 37
2.1 Introduction ..............................................................................................................37

2.2 Topology and Analysis .........................................................................................41

  2.2.1 Analysis of nFET Switch Transistor in Shunt Configuration .................42
  2.2.2 Small-signal Equivalent Circuit Model of Artificial Resonator.................47
  2.2.3 Auxiliary Coupled-lines for Isolation Enhancement .................................52

2.3 130-180 GHz SPDT Switches .............................................................................56

  2.3.1 Design and Implementation .........................................................................56
  2.3.2 Measurements ...............................................................................................62

2.4 A 220-285 GHz SPDT Switch .............................................................................66

  2.4.1 Design and Implementation .........................................................................66
  2.4.2 Measurements ...............................................................................................68

2.5 Summary ..................................................................................................................72

CHAPTER 3 ....................................................................................................................73

60-GHz Digitally-Controlled Phase Shifters .............................................................73

3.1 Introduction ..........................................................................................................73

3.2 Switched-Varactor RTPS ....................................................................................76

  3.2.1 Theoretical Analysis .....................................................................................76
  3.2.2 60-GHz 3-bit 90° Phase Shifter ....................................................................80
  3.2.3 Measurements ...............................................................................................84
3.3 Cross-Coupled Bridged T-type Phase Shifter ............................................. 87
  3.3.1 Theoretical Analysis ............................................................................. 87
  3.3.2 60-GHz 0/180° and 0/90° Phase Shifters ............................................. 95
3.4 The 60-GHz 5-bit 360° Phase Shifter ......................................................... 97
  3.4.1 Architecture ......................................................................................... 97
  3.4.2 Implementation ................................................................................... 98
  3.4.3 Measurements ..................................................................................... 100
3.5 Summary ................................................................................................... 104
CHAPTER 4 ...................................................................................................... 106
MM-wave Bidirectional Beam-forming Front-End ........................................... 106
  4.1 Introduction ............................................................................................. 106
  4.2 Bidirectional LNAPA ............................................................................. 109
    4.2.1 Bidirectional Matching Network ...................................................... 109
    4.2.2 Bidirectional LNAPA Design .......................................................... 110
    4.2.2 Measurement .................................................................................... 112
  4.3 Power Combiner/ Splitter ....................................................................... 117
  4.4 60-GHz 4-Element Bidirectional Beam-Former ....................................... 118
  4.5 Summary .................................................................................................. 120
CHAPTER 5 ...................................................................................................... 121
Conclusion and Future Work ................................................................. 121

5.1 Conclusion .......................................................................................... 121

5.2 Recommendations for Future Work .................................................. 124

AUTHOR'S PUBLICATIONS .................................................................. 127

BIBLIOGRAPHY ...................................................................................... 131
LIST OF FIGURES

Chapter 1

Figure 1.1 Available bandwidth at different bands........................................ 20
Figure 1.2 Simplified packaging dimension. (λ is the wavelength) ............... 21
Figure 1.3 Millimeter-wave/Terahertz applications........................................ 22
Figure 1.4 Primary applications of 60-GHz communication systems............ 23
Figure 1.5 High directivity property of beam-forming technique.................. 24
Figure 1.6 Wide coverage property of beam-forming technique.................... 24
Figure 1.7 A simplified THz communication/detection system.................... 28

Chapter 2

Figure 2.1 SPDT switches used as (a) T/R switch and (b) Dicke switch.......... 38
Figure 2.2 Conventional λ/4 T-line topology for mm-wave SPDT switches..... 39
Figure 2.3 Proposed SPDT switch using artificial resonator: (a) configuration; (b) two operation modes................................................................. 42
Figure 2.4 Small-signal equivalent circuit model of nFET switch transistor: (a) transistor intrinsic and extrinsic components; (b) simplified model of shunt transistor........................................................................................................ 43
Figure 2.5 Simulated results of (a) equivalent shunt resistances for V_B = 0/V_{DD}, (b) equivalent shunt capacitance for V_B = 0/V_{DD}.................................................. 46
Figure 2.6 Small-signal equivalent circuit model of the proposed SPDT switch in one operation mode.......................................................... 48
Figure 2.7 Reduced small-signal equivalent circuit model from Figure 2.6. ...... 49
Figure 2.8 Simulated transmission responses for $k_{eq} = 0.1$ to 0.9 in step of 0.1... 50
Figure 2.9 Calculated transmission poles for the design in Figure 2.8.......... 51
Figure 2.10 Isolation investigation by reducing coupling coefficient $k_{1,3}$. ........ 53
Figure 2.11 Switchable auxiliary coupled-line between main coupled-lines: (a) schematic; (b) two operating states............................................. 54
Figure 2.12 Configuration of the proposed SPDT switch using magnetically switchable artificial resonator.............................................................. 55
Figure 2.13 Circuit diagram of the stacked cell............................................... 56
Figure 2.14 Calculated shunt inductances and capacitances of the coupled-lines versus coupled-line lengths......................................................... 57
Figure 2.15 Extracted coupling coefficients between main coupled-lines versus coupled-line space $s$............................................................. 58
Figure 2.16 EM simulation structure in HFSS (testing pads are removed). ....... 59
Figure 2.17 Insertion loss and isolation performance of post-simulation and circuit model. (model parameters: $L = 32$ pH, $C = 4.6$ fF, $R_{eq,ON} = 5.9$ Ω, $R_{eq,OFF} = 230$ Ω, $C_{eq,ON} = 28$ fF, $C_{eq,OFF} = 25$ fF, $C_c = 34.7$ fF, $k_{1,2} = 0.441$, $k_{1,3} = 0.352$, $k_{2,3} = 0.221$; $R = 660$ Ω is added in parallel to $L_{1-3}$ to have typical Q-factor of 20 for coupled-lines).......................................................... 60

XIII
Figure 2.18 Micrograph of fabricated switches. ................................. 61
Figure 2.19 Insertion loss and isolation performance of the SPDT switches. ...... 62
Figure 2.20 Return loss of Switch A..................................................... 63
Figure 2.21 Switching-speed performance. ........................................... 64
Figure 2.22 Proposed SPDT switch using the switchable resonator concept: (a) Configuration; (b) Cross-section view. (Transistors $M_1$ and $M_2$: 17 fingers, single finger $W = 2\, \mu m$, $L = 0.06\, \mu m$; $C_C = 19.9\, fF$; $R_G = 8\, k\Omega$; $l = 60\, \mu m$)......................... 67
Figure 2.23 Die micrograph of fabricated switch. ................................. 68
Figure 2.24 Insertion loss and isolation from 220 to 320 GHz. (Model in Figure 2(b): $L_1 = L_2 = 19\, pH$, $C_{OFF} + C_2 = 17.4\, fF$, $C_C + C_1 = 24\, fF$, $k_{12-eq} = 0.4$)........ 69
Figure 2.25 Return losses from 220 to 320 GHz. ................................ 70
Figure 2.26 Simulated switching speed performance. ................................. 70

Chapter 3
Figure 3.1 Schematic of the reflective load for an N-bit switched-varactor RTPS. ......................................................................................................................... 77
Figure 3.2 Schematic of the proposed 3-bit 90 phase shifter......................... 80
Figure 3.3 Simulated performance of the transformer-type directional coupler. . 81
Figure 3.4 Die micrograph................................................................. 83
Figure 3.5 Measured and simulated performance for state 000....................... 84
Figure 3.6 Measured phase shifts in 8 states........................................... 85
Figure 3.7 (a) Measured group delays in 8 states; (b) Measured insertion loss in 8 states. (Symbols refers to Figure 3.6) ................................................................. 85

Figure 3.8 Capacitor-based bridged T-type phase shifter: (a) Topology; (b) Operation state when $V_\phi = 0$ V; (c) Operation state when $V_\phi = 1.2$ V. Inductor-based bridged T-type phase shifter: (d) Topology; (e) Operation state when $V_\phi = 0$ V; (f) Operation state when $V_\phi = 1.2$ V. ($R_1$, $R_2$ and $R_3$ denote the on-resistances of M1, M2 and M3; $C_1$, $C_2$ and $C_3$ denotes the off-capacitances of M1, M2 and M3; $R_B$ is the 10 kΩ biasing resistors) ................................................................. 87

Figure 3.9 Topology of cross-coupled bridged T-type phase shifter.................... 89

Figure 3.10 Operation states of the cross-coupled bridged T-type phase shifter: (a) $V_\phi = 0$ V; (b) $V_\phi = 1.2$ V. ($R_1$, $R_2$ and $R_3$ denote the on-resistances of M1, M2 and M3; $C_1$, $C_2$ and $C_3$ denotes the off-capacitances of M1, M2 and M3)......... 90

Figure 3.11 Ideal phase responses of the cross-coupled bridged T-type phase shifter for $C_1 = 20$ fF, $Z_0 = 50$ Ω, $\omega_0 = 2\pi \times 60$ GHz, $\phi_0 = 90^\circ$, and $k = 0, 0.05, 0.1, 0.15, 0.2$.................................................................................................................. 95

Figure 3.12 Configuration of the 60-GHz $0/90^\circ$ phase shifter.............................. 96

Figure 3.13 Simulated performance of the 60-GHz $0/90^\circ$ phase shifter. ............. 97

Figure 3.14 Schematic of the 5-bit phase shifter design with design parameters and simplified cross-view of the used process......................................................... 98

Figure 3.15 Micrograph of the 60-GHz 5-bit $360^\circ$ phase shifter chip die.......... 99
Figure 3.16 Measured phase responses for 32 states and RMS phase error of the 60-GHz 5-bit 360° phase shifter. .................................................................................................................. 100

Figure 3.17 Measured insertion loss for 32 states and RMS gain error of the 60-GHz 5-bit 360° phase shifter. .................................................................................................................. 101

Figure 3.18 Measured return loss for 32 states of the 60-GHz 5-bit 360° phase shifter. (Dash lines: input return loss; Solid lines: output return loss)................. 102

Figure 3.19 Measured power performance for 32 states of the 60-GHz 5-bit 360° phase shifter. .................................................................................................................. 103

Chapter 4

Figure 4.1 System architecture of the proposed bidirectional 4-element beam-former.................................................................................................................. 107

Figure 4.2 Diagram of the proposed bidirectional LNAPA using BMNs. .......... 108

Figure 4.3 Schematic of the bidirectional matching network. .................... 109

Figure 4.4 Schematic and design parameters of the proposed bidirectional LNAPA. (BMN A and B are marked in red and blue colors) ......................... 111

Figure 4.5 Micrograph of fabricated bidirectional LNAPA. ...................... 112

Figure 4.6 S-parameters in the Rx mode. ..................................................... 113

Figure 4.7 S-parameters in the Tx mode...................................................... 114

Figure 4.8 NF in the Rx mode. ................................................................. 114

Figure 4.9 Power performance in the Tx mode. ....................................... 115
Figure 4.10 Power combiner/splitter in EM simulation environment. .............. 117

Figure 4.11 Simulated S-parameters of the power combiner/splitter. .............. 118

Figure 4.12 Cadence layout of the proposed bidirectional 4-element beam-former (2mm × 1mm). ............................................................................................................................................................................. 119

Figure 4.13 Experimental setup for array pattern measurement...................... 120
LIST OF TABLES

Table I Optimized Device Sizes and Dimension Parameters. ........................................ 59
Table II Performance Summary and Comparison with State-of-the-art SPDT Switches. ................................................................................................................................. 65
Table III Performance Summary and Comparison of State-of-the-Art SPDT Switches Operating Beyond 100 GHz ................................................................. 71
Table IV Design parameters .............................................................................................. 83
Table V Comparison with other similar phase shifters ................................................. 86
Table VI Calculated design parameters for 90° designs ............................................. 94
Table VII Performance summary and comparison of state-of-the-art mm-wave 360° phase shifters ................................................................................................. 104
Table VIII Performance Summary and Comparison of State-of-the-Arts .............. 116
CHAPTER 1

Introduction

1.1 Millimeter-wave/Terahertz Applications

The radio-frequency integrated circuit (RFIC) designs have achieved a remarkable advancement at a tremendous speed. It enables realization of low-lost commercial portable wireless communication system, as well as advanced wireless communications for military application, working environment, and security monitoring. As data transferring becomes more bulky and complex, the
demand to support high frequency high bandwidth traffic requires a magnificent enhancement of system performance at an exponential rate.

Figure 1.1 Available bandwidth at different bands.

Figure 1.1 shows the bandwidth at different frequency bands. At millimeter-wave (mm-wave) regime, where the available bandwidth is 10-100 times wider than GSM counterparts, it enables high speed wireless links. Besides, at higher frequency, the size of passive components and packaging that forms an important part of most wireless systems, could be designed much more compact and achieve small form-factor for communication chipsets. Figure 1.2 illustrates the simplified packaging dimensions.
In imaging systems, the resolution is associated with wavelength and bandwidth as indicated in (1.1) and (1.2) as follows:

\[
\text{Pixel Resolution} \propto \frac{1}{\lambda} \quad (1.1)
\]

\[
\text{Range Resolution} \propto \text{Bandwidth} \quad (1.2)
\]

Thus, at mm-wave and terahertz frequencies, both pixel and range resolutions could be enhanced.

Figure 1.3 shows the various application scenarios at mm-wave and terahertz regimes. Due to the availability of wide bandwidth and short wavelength than RF frequencies, the mm-wave circuits and systems excel in the high-data-rate P2P communications, medical imaging, spectroscopy, and radar applications.
One of the most promising systems is the 60-GHz transceivers, utilizing the 57–64 GHz Industrial, Scientific and Medical (ISM) band [1-4]. This 7 GHz wide bandwidth is very attractive for achieving high data-rate wireless communications. However, due to higher path loss (68 dB/m) and atmospheric loss, the 60 GHz band is mostly suitable for short-range applications (~10 m) and point-to-point communication link is necessary unless a phased-array transceiver topology is considered. Figure 1.4 presents the primary 60-GHz applications, such as transferring uncompressed high-definition (HD) video from a set-top box to a display screen and downloading media contents from a kiosk to a portable handheld device. Note that these applications require a relatively controlled
environment (i.e. within a room in a house or an office space), and therefore there are no stringent interference specifications like in cell-phone bands.

![Image](image1.png)

**Figure 1.4 Primary applications of 60-GHz communication systems.**

1.2 MM-Wave Beam-Forming Techniques

Beam-forming systems that are used for electrical beam steering to various directions within the predefined field view, have become the major solution for millimeter-wave (mm-wave) systems, especially those operating at the unlicensed 60-GHz. Thus systems typically utilize phased-array technique at mm-wave frequencies, and emulate the high-gain antenna with the advantages of array gain, high directivity, and spatial coverage, as shown in Figure 1.5 and Figure 1.6.
In addition, phased-array allows non-line-of-sight communication which cannot be established in conventional mm-wave transceivers due to high barrier loss at
60-GHz. Theoretically the performance of transceiver improves as the number of elements (N) in phased-arrays, as follows [5]:

\[
\text{RX SNR improvement} = 10 \times \log(N) \quad (1.3)
\]

\[
\text{TX Array Gain} = 20 \times \log(N) \quad (1.4)
\]

Fully integration of phased-array systems with digital baseband in silicon based technologies, leads to numerous improvements in cost, size, power consumption, and reliability. Meanwhile, it provides feasibility to perform fully on-chip signal processing and controlling, without any off-chip components, resulting in additional savings in cost and power. The multiple channels, operating in harmony, provide benefits at both system and circuit level. For example, a 60-GHz integrated phased-array will make gigabit-per-second directional point-to-point communication feasible. At the circuit level, the division of the signal into multiple parallel paths relaxes the signal handling requirements of individual blocks, especially power amplifiers.

Despite its high functionality, phased-array is still a costly solution. Multiple elements arise total power consumption, circuit size, complexity of RF and IF circuits routing and inter-element isolation, and system calibration algorithm.
Thus, great challenges still exist for phased-array to be used in the commercial and mobile applications where the power and cost are primarily concerned.

Lossy silicon substrate and poor power handling capability have to be considered wisely in the circuit designs. Besides, other than the traditional building blocks like low noise amplifier [6], power amplifier [7], frequency synthesizer [8, 9], modulator [2], on-chip filter [10], switches [11], and etc. in single element transceiver [1], new building blocks like the variable phase shifters [12], RF variable gain amplifiers [13], and power combining/splitting circuits [14] have to be designed and co-designed on-chip to provide beam steering capability. These designs must also feature compact size and low power consumption characteristics. Such systems have been demonstrated in two-, four-, sixteen-, and thirty-two-elements phased-arrays [3, 5, 15-24].

In the early works of mm-wave phased-arrays, four-elements receivers and transmitter are successfully implemented in 0.12-μm SiGe BiCMOS [23] and 65-nm CMOS [25], respectively. In [23], the receiver array uses passive RF phase shifting topology, achieving full spatial coverage with peak-to-null ratio higher than 25dB using with power consumption of ~65mW per element. In the transmitter array [25], active phase shifting was adopted due to lower gain per stage in CMOS. The array achieves fully-differential signal processing with
independent tuning of both vertical and horizontal polarizations with \( \sim 20\text{dB} \) gain, 11dBm output Psat, and power consumption of \( \sim 150\text{mW} \) per element.

A fully-integrated sixteen-element phased-array receiver was reported in [5]. The arrays use aperture-coupled patch-antennas packaged with RX IC in multi-layer organic and LTCC, demonstrating EVM better than \(-18\text{dB} \) in both line-of-sight and non-line-of-sight (using write board as reflector) links of \( \sim 7.8\text{m} \) and \( \sim 9\text{m} \) spacing, respectively. In [24], a thirty-two-element phased-array TX/RX chip with a 2-bit phase shifter and IF converter to/from 12GHz was implemented. The array achieves 12.5dB gain, 11dB noise figure, \(-17\text{dBm} \) RX IP1dB, and 8dBm TX array Psat, with total power consumption of \( \sim 500\text{mW} \).

The most recent works of 60-GHz phased-array includes very low power and compact designs that target for short-range (<1m) and portable devices applications [15, 16], and fully-integrated TX/RX chipset with state-of-the-art EVM performance (better than \(-20\text{dB} \)) in [3].
1.3 Terahertz Systems

Integrated circuits that operate beyond 100 GHz are also called sub-terahertz ICs. Thus systems or even terahertz (0.3-10 THz) ones have up till now not been successfully deployed in the commercial markets. However, the properties of this frequency range have provided great potential applications for high-data-rate short-range communication systems, damage free security detections, and military radar systems. A typical terahertz system is depicted in Figure 1.7.
The main function blocks of the architecture include power amplifiers (PA), low noise amplifiers (LNA), mixers and voltage controlled oscillators (VCO). Among these components, the VCO, phase shifters and the analog to digital/digital to analog convertor are normally operating at lower frequencies, i.e. intermediate frequencies (IF), to minimize the loss of the RF signal. The up/down mixers are essential components of a high frequency system. They transfer the RF frequency signals to the IF band for a receiver, and IF modulation signal to RF for the transmitter. In most cases, a frequency multiplier is included to generate a carrier signal for the system. The single-pole double-throw (SPDT) switches exist in a transceiver to select the transmitting/receiving channel. Passive circuits are commonly used for designing the switches. PA and LNA are the key components for determining the performance of the system. The design of PA and LNA are, however, most challenging for such system design. The performance of the amplifiers is limited by the fabrication technology, namely the unity-gain frequency $f_T$ and the maximum oscillating frequency $f_{MAX}$ of the transistors used in the design. It is extremely difficult to design a PA or LNA beyond 200 GHz and hence, it is a norm to exclude both in transceiver systems [26-29]. This then put strain on the performance of other signal sources. Finally, at the very front end of the transceiver, either an on-chip antenna is integrated or an off-chip horn antenna is used to ensure higher directivity after packaging [29, 30]. The system illustrated above can be used for communication or radar detection.
1.4 CMOS Technologies Leading to MM-wave/THz

As discussed previously, the performance of the MMICs designed is actually limited by the characteristics of the RF transistors used in the circuit blocks. Various technologies provide the process design kit (PDK) for RF/MMIC designers. Silicon-based technologies and III-V compounds are the two that are most commonly used.

The complementary metal oxide silicon (CMOS) process was invented in 1960s and commonly used in RFIC fabrication in recent years. Its greatest potential is its ability for high integration of devices, so most publicity surrounding one-chip solutions for Bluetooth, ZigBee and other applications with requirements for very low cost, small size and the incorporation of significant digital circuitry, where CMOS excels [31]. As CMOS process continues to scale down, the high $f_T$ and $f_{MAX}$ of transistors provide the potential of high frequency RFIC design. For example, 60GHz systems have been proposed, designed, and fabricated using the CMOS process [1, 3, 15, 17, 25, 32, 33]. However, after following Moore’s law for 40 years, CMOS scaling is facing its bottle neck. Although many techniques are being researched to break the limits of CMOS scaling, they are still too costly. The 20-nm CMOS process is even more expensive than the InP process which can meet the same device properties.
1.5 Motivation and Objectives

Tremendous efforts on MM-wave and terahertz IC designs have been aroused both from the academic and the industrial areas. Researchers all over the world are aiming for higher operation frequencies and associated promising applications. The properties of mm-wave and terahertz frequencies guarantee potential applications in high-data-rate short-range communications and imaging systems. The amazes and challenges of such circuits actually draw the author's passions.

However, due to limited transistor gain and bandwidth, it is always difficult to achieve large output power at mm-wave/THz frequencies. As discussed above, the beam-forming technique emulates a high-gain antenna and presents as a good candidate. In beam-forming or phased-array systems, the system performance is directly related to the number of multiple channels, which leads to large amount of silicon area and power consumption. Current researchers have demonstrated some novel compact and low-power building blocks; however, there is still a large gap to be successfully deployed for commercial applications.

With the motivation discussed above, the goal of this dissertation is to propose and design mm-wave and THz blocks with miniaturized circuit areas for applications of high-speed wireless communication. The phase shifters, switches, and amplifiers are the key circuit blocks to be discussed; where the working
frequency range is from 60 GHz to 280 GHz. GLOBALFOUNDRIES (GF) commercial 65-nm CMOS technology is preferred to fabricate the designs due to the merits discussed before, which also provides the potential to integrate the whole system on one chip in future.

1.6 Organization of the Dissertation

The remaining chapters of the dissertation are organized as follows:

Chapter 2 presents three sub-terahertz single-pole double-throw (SPDT) switches in 65-nm CMOS. A new topology, namely the magnetically switchable artificial resonator is introduced to alleviate the bulky and lossy transmission lines used in conventional SPDT designs. Besides its compact size, the coupled-line based artificial resonator features lower loss compared to the transmission lines. The small-signal equivalent circuit models of the shunt nFET switches and the resonator were developed and investigated. Further, the auxiliary coupled-lines are introduced to control the magnetic coupling strength between main coupled-lines of the artificial resonator, and improve the switch isolation performance. To validate the theoretical analysis, three switch prototypes are designed and fabricated in a 65-nm CMOS technology; two are at 130-180 GHz and one is at 220-285 GHz. It is verified experimentally that the isolation is improved by ~2 dB with almost zero compensation on switch insertion loss, by using auxiliary
coupled-lines in the 130-180 GHz switch designs. The fabricated 130-180 GHz SPDT switch achieves insertion loss of 3.3 dB, and isolation of 23.7 dB. To the authors' best knowledge, the circuit size of 0.0035 mm$^2$ is the smallest among SPDT switches with similar operating frequencies. The fabricated 220-285 GHz SPDT switch features measured insertion loss of 4.2 dB including RF pad losses, isolation of 19 dB, return loss of better than 10 dB, simulated P1dB of 9.2 dBm, and zero power consumption. To the best of authors' knowledge, this switch achieves the highest operating frequency and smallest chip size among reported SPDT switches in CMOS and BiCMOS technologies.

Chapter 3 presents the design of a compact 60-GHz phase shifter that provides 5-bit digital phase control and 360° phase range for beam-forming systems. The phase shifter is designed by using the proposed cross-coupled bridged T-type topology and switched-varactor reflective-type topology. The topologies are analyzed using small-signal equivalent circuit model. Further, the design equations are derived and investigated. To validate the theoretical analysis, a 60-GHz 5-bit 360° phase shifters are designed in a commercial 65-nm CMOS technology. The fabricated 360° phase shifter features good performance of 32 phase states from 57 to 64 GHz with RMS phase error of 4.4°, total insertion loss of 14.3±2 dB, RMS gain error of 0.5 dB, P1dB of better than 9.5 dBm, and power consumption of almost zero. The average insertion loss is only 2.8 dB per control.
bit. To authors' best knowledge, the designed 360° phase shifter with the size of 0.094 mm² is the smallest 5-bit passive phase shifter at frequencies around 60 GHz.

Chapter 4 reports a 56-67 GHz bidirectional low-noise amplifier power amplifier (LNAPA) design. To eliminate the use of Tx/Rx switches and support dual-mode operation, the bidirectional matching networks are introduced to connect LNA and PA core circuits in parallel and satisfy isolation requirements with full consideration of input/output impedance matching of the LNA and PA. Thus, the operation modes are simply selected by alternated gate biasing of the LNA and PA core circuits. Fabricated in a commercial 65-nm CMOS technology, the Rx mode features peak gain of 21.5 dB with gain of >17 dB over 56-67 GHz, NF of 6.7 dB with 39.6 mW power consumption, while Tx mode achieves peak gain of 24.5 dB with gain of >17 dB over 56-65 GHz, $P_{SAT}$ of 8.4 dBm, PAE of 8.7% with 71.1 mW power consumption. The reverse isolation in both modes is better than 43 dB. The circuit occupies a compact size of 0.22 mm².

Finally, Chapter 5 draws the conclusion and gives the area that merits future works.

The material in this dissertation is based on the following papers which are either published, or has been submitted for publication. The dissertation author was the primary author of the work in these chapters, and co-authors (Prof. Ma Kaixue,
Prof. Yeo Kiat Seng, Mrs. Xu Shanshan, Prof. Boon Chirn Chye, and Mr. Lim Wei Meng) have approved the use of the material for this dissertation.

Chapter 2 is based on the following papers:


Chapter 3 is based on the following papers:


Chapter 4 is based on the following paper:

CHAPTER 2

Sub-Terahertz SPDT Switches

2.1 Introduction

Single-pole double-throw (SPDT) switches are a key building block in millimeter-wave (mm-wave) transceiver and imager SoCs and SiPs [3, 11, 29, 34-66]. As shown in Figure 2.1, a SPDT switch can be used as a T/R switch to enable transceiver time-division duplex (TDD) operation [34]. In an imaging receiver, it can be used as a Dicke switch to switch between antenna and reference load to eliminate imager fluctuations [29, 35]. To provide acceptable compromises of
noise figure, output power and sensitivity in transceivers or imagers, the switches are required to feature an insertion loss of \( \sim 3 \, \text{dB} \) and an isolation of \( \sim 20 \, \text{dB} \) [35].

![Diagram](image)

**T/R Switch**

(a)

**Dicke Switch**

(b)

**Figure 2.1** SPDT switches used as (a) T/R switch and (b) Dicke switch.

In the literature, mm-wave SPDT switches [29, 35, 39, 40, 51, 59] mostly adopt \( \lambda_g/4 \) transmission-line (T-line) topology as shown in Figure 2.2, where \( \lambda_g \) is the guided wavelength at operating frequency. When control voltage \( V_C \) is set high, the top transistor is turned on which creates low impedance at point A. The \( \lambda_g/4 \) T-
line transforms this low impedance into high impedance at common point $T$, which prevents signal flowing to the top path. Meanwhile, the bottom path becomes a low-loss path with the bottom transistor turned off. Shunt T-lines $T_M$ are added to resonate out the parasitic capacitance of transistors. It operates in a similar fashion when $V_C$ is set low. However, this topology heavily relies on T-lines that present relatively bulky circuit size and high loss at mm-wave frequencies [29, 35, 39, 40, 51, 59].

![Figure 2.2 Conventional $\lambda_g/4$ T-line topology for mm-wave SPDT switches.](image)

In the past, CMOS SPDT switches were demonstrated at 50-67 GHz [59] and 75-110 GHz [40], with low insertion loss of 1.5 dB and 2.8 dB respectively. However, it is expected that the insertion loss of CMOS switches will be well above 3 dB as the operating frequency goes beyond 110 GHz [35, 67, 68]. Transformer-based switch was explored in [69] where excellent size reduction was achieved.
However, the closely spaced transformer ports limit the isolation performance to 13.7 dB only. In another works [68], the $\lambda_g/4$ transmission lines are emulated with lumped inductors and capacitors, where circuit sizes are reduced as a cost of reduced operating bandwidth and increased insertion loss. Recently, advanced processes like HBT and SOI were investigated for switch designs [39, 40, 51]. In [40], a 73-110 GHz SPDT switch with insertion loss of only 1.1 dB was presented using 90-nm HBT with reverse-saturated configurations. Several HBT and SOI designs beyond 110 GHz were also reported in [39] and [51], achieving insertion loss of around 3 dB.

In this chapter, a new SPDT topology using a magnetically switchable artificial resonator is reported [70, 71]. The chapter is organized as follows. Section 2.2 presents the theoretical analysis of proposed topology. The proposed resonant structure alleviates the problematic $\lambda_g/4$ and matching T-lines. Magnetic switching concept is adopted in the SPDT design to further improve the switch isolation at almost zero compensation of insertion loss. Section 2.3 presents the systematic design, implementation, performance of a 130-180 GHz prototype in a 65-nm CMOS. To cater for D-band imaging applications, a 220-285 GHz switch is designed and verified experimentally in Section 2.4. Section 3.5 gives a brief summary.
2.2 Topology and Analysis

In Figure 2.3(a), the proposed SPDT switch adopts artificial resonator concept which comprises three coupled-lines, two switch transistors $M_{1,2}$, one lump capacitor $C_C$, and bias resistors $R_G$. Auxiliary coupled-lines which only affect the magnetic coupling between the three main coupled-lines in Figure 2.3(a), have almost no effect on SPDT "on" throw but improve isolation for the "off" throw, and will be introduced and studied at the end of this section.
Figure 2.3 Proposed SPDT switch using artificial resonator: (a) configuration; (b) two operation modes.

Figure 2.3(b) shows the two operation modes of the switch. In the operation mode when transistor $M_2$ is turned on, it creates low impedance at Port 3 which isolates Port 3 from Port 1. Meanwhile, transistor $M_1$ is turned off, whose parasitic components and coupled-lines form an artificial resonant network with a bandpass transmission response from Port 1 to Port 2. In the following, the shunt transistors and the resonant network are analyzed in detail with small-signal equivalent circuit models.

2.2.1 Analysis of nFET Switch Transistor in Shunt Configuration
Figure 2.4 Small-signal equivalent circuit model of nFET switch transistor: (a) transistor intrinsic and extrinsic components; (b) simplified model of shunt transistor.

In Figure 2.4, the shunt n-type field-effect-transistor (nFET) switch transistor is analyzed using a small-signal circuit model, which comprises an intrinsic FET [72] and extrinsic/parasitic components [73]. Since the transistor is configured in shunt connection, its intrinsic part is modeled as $C_{\text{ch}}$ and $R_{\text{ch}}$ according to [40] and [72], where $C_{\text{ch}}$ is the channel capacitance and $R_{\text{ch}}$ is the channel resistance as shown in Figure 2.4(a). The extrinsic components are modeled as the gate-drain capacitance $C_{\text{GD}}$, the gate-source capacitance $C_{\text{GS}}$, the drain-bulk junction capacitance $C_{\text{jun,D}}$, the source-bulk junction capacitance $C_{\text{jun,S}}$, the resistance to substrate $R_{\text{sub}}$, and the gate resistance $r_{\text{gate}}$. In most of the mm-wave switch designs including this work, a large resistor $R_{G}$ or a $\lambda_{g}/4$ T-line must be added at the gate terminal to effectively float the transistor gate terminal and reduce RF signal leakage. Thus,
the model is reduced into Figure 2.4(b), where the equivalent shunt resistance and capacitance are derived in (2.1) and (2.2) as follows:

\[
R_{eq} = \frac{R_{ch} \left( 4R_{sub}^2 \omega^2 C_j^2 + 1 \right)}{4 + \frac{R_{ch}}{R_{sub}} R_{sub}^2 \omega^2 C_j^2 + 1},
\]

(2.1)

\[
C_{eq} = C_{ch} + \frac{C_j}{2} + \frac{C_j \left( 2R_{sub}^2 \omega^2 C_j^2 + 1 \right)}{4R_{sub}^2 \omega^2 C_j^2 + 1},
\]

(2.2)

where \( C_j = C_{jun,S} = C_{jun,D} \).

The equivalent shunt resistance in (2.1) has two expressions depending on the gate bias voltage \( V_B \). In the condition \( V_B = V_{DD} \), the transistor operates in triode region and \( R_{ch,ON} \ll R_{sub} \). Thus, this equivalent resistance is approximated in (2.3) as follows:

\[
R_{eq,ON} \approx \frac{R_{ch,ON} \left( 4R_{sub}^2 \omega^2 C_j^2 + 1 \right)}{4 + 0 R_{sub}^2 \omega^2 C_j^2 + 1} = R_{ch,ON},
\]

(2.3)

which is frequency-independent, but relates to the transistor size and process characteristics. In another condition \( V_B = 0 \ V \), transistor is off with \( R_{ch,OFF} \gg R_{sub} \), and the shunt resistance becomes frequency-dependent as
\[ R_{eq,OFF} \approx \frac{R_{ch,OFF}}{R_{sub}} \left( \frac{4R_{sub}^2 \omega^2 C_j^2 + 1}{R_{ch,OFF}^2 \omega^2 C_j^2 + 1} \right) \approx \frac{R_{ch,OFF}}{4R_{sub}} \text{ at low frequency} \]

\[ R_{eq,OFF} \approx \frac{R_{ch,OFF}}{R_{sub}} \text{ at high frequency} \]

(2.4)

In Figure 2.5(a), the equivalent shunt resistances in both conditions are plotted based on transistors from GLOBALFOUNDRIES (GF) 65-nm bulk CMOS technology. As predicted, the \( R_{eq,ON} \) remains about 6 \( \Omega \) from 20 to 200 GHz, while the \( R_{eq,OFF} \) is >1 k\( \Omega \) at 20 GHz but decreases rapidly to only 160 \( \Omega \) at 200 GHz. Generally in switch designs, the smaller \( R_{eq,ON} \) of shunt transistor leads to better isolation as it creates lower impedance at drain terminal. The \( R_{eq,OFF} \) directly influences the insertion loss of switches, as the finite impedance at drain terminal presents a leakage path for RF signals. Thus, switches using the same technology tend to have higher insertion loss when operated at higher frequencies.
If we use $R_{eq,\,OFF}/R_{eq,\,ON}$ as a figure-of-merit (FoM) to evaluate the shunt transistors, this process has a value of 58 at 100 GHz. In the 90-nm SiGe HBT technology [40], this FoM is up to 800 at 94 GHz that resulted in very low insertion loss with high isolation of the switch designs.

The equivalent shunt capacitance in (2.2) is approximated to (2.5) as

$$C_{eq} \approx \frac{C_j}{2} + \frac{C_j \left(2 R_{sub}^2 \omega^2 C_j^2 + 1\right)}{4 R_{sub}^2 \omega^2 C_j^2 + 1} \approx 1.5 C_j \bigg|_{\text{at low frequency}},$$

$$C_j \bigg|_{\text{at high frequency}},$$

(2.5)
because $C_{ch} \ll C_j$. According to (2.5), $C_{eq}$ decreases with frequency. It is noted that the junction capacitance $C_j$ has additional contribution from gate-channel capacitances in the triode region. Thus, the $C_{eq,ON}$ is slightly larger than $C_{eq,OFF}$ as shown in Figure 2.5(b).

In conventional $\lambda_g/4$ T-line SPDT designs, the shunt capacitances are matched out using inductive short-stubs $T_M$ as in Figure 2.2. However, these T-lines introduce additional losses. In this work, the capacitances form part of the resonant network, which will be investigated using equivalent circuit model as follows.

### 2.2.2 Small-signal Equivalent Circuit Model of Artificial Resonator

For simplicity, the equivalent resistances of shunt switch transistors are neglected and assumed as short-/open-circuit as $R_{eq,ON} \ll 50 \ \Omega \ll R_{eq,OFF}$ (see Figure 2.4(a)). In actuality as previously described, these resistances have determinative effects on insertion loss and isolation performance of designed switches. However, the $R_{eq,OFF}/R_{eq,ON}$ ratio is basically a process-driven factor and is difficult to be improved with proper circuit design techniques. Thus, the following analysis focuses on the resonance property of the proposed SPDT switches, which models the switch transistors as $C_{eq,ON}$ and $C_{eq,OFF}$. 
In Figure 2.6, the small-signal equivalent circuit model is built for the operation mode where Port 2 is through port and Port 3 is isolation port, i.e. $V_1 = 0$ V and $V_2 = V_{DD}$ as in Figure 2.3. The opposite mode has similar circuit model. In the model, the three coupled-lines are modelled as lump inductors $L_1$, $L_2$, $L_3$, and lump capacitors $C_1$, $C_2$, $C_3$, according to the transcendental T-line model equations as follows [74]:

$$L = L_1 = L_2 = L_3 = \frac{Z_c \tan(\beta l)}{\omega}, \quad (2.6)$$

$$C = C_1 = C_2 = C_3 \approx \frac{\varepsilon_0 \varepsilon_i w L}{h}, \quad (2.7)$$
where $Z_C$ and $\beta$ are the characteristic impedance and propagation phase constant of the standalone T-line with length of $l$ and width of $w$, $\varepsilon_r$ is the effective dielectric constant of the stacked dielectric materials, and $h$ is the distance between signal line and metal ground. The magnetic coupling between coupled-lines can be extracted using electromagnetic (EM) simulator using (2.8) as

$$k_{ij} = \frac{1}{L_i L_j} \left[ \frac{\text{Im}(Z_{ij})_{\text{DUT}}}{\omega} \right]_{\text{Low frequency}},$$

(2.8)

As shown in Figure 2.7, the reduced small-signal equivalent circuit resembles a magnetic-coupled $LC$ resonator, with the equivalent coupling coefficient derived as in [75] as follows:

$$k_{eq} = k_{1,2} - k_{2,3}k_{1,3} = k_{1,2} (1-k_{2,3}).$$

(2.9)

---

**Figure 2.7 Reduced small-signal equivalent circuit model from Figure 2.6.**
Thus, a second-order bandpass frequency response from Port 1 to Port 2 is expected. The transmission responses are simulated by assuming $L = 35 \, \text{pH}$, $C = 5 \, \text{fF}$, $C_{\text{eq,OFF}} = 20 \, \text{fF}$, and $C_C = 30 \, \text{fF}$, and plotted in Figure 2.8 for different equivalent coupling coefficients. It is noticed that the two transmission poles are separated apart with stronger coupling, while become closer by reducing the coupling strength. The optimum response is achieved at around $k_{eq} = 0.5$ for this example.

Further, the locations of the two transmission poles which are the resonance frequencies can be derived in (2.10) as follows:
where the \( f_{p1} \) and \( f_{p2} \) denote the first and second resonance poles with

\[
f_1 = \frac{1}{2\pi \sqrt{L(C_{eq,OFF} + C)}},
\]

\[
f_2 = \frac{1}{2\pi \sqrt{L(C_c + C)}}.
\]

The two transmission poles are calculated and plotted in Figure 2.9, which are well agreed with the transmission responses in Figure 2.8.

**Figure 2.9** Calculated transmission poles for the design in Figure 2.8.
2.2.3 Auxiliary Coupled-lines for Isolation Enhancement

In the above investigation, the coupling coefficients between adjacent coupled-lines are assumed to be equal, i.e. $k_{1,2} = k_{1,3}$ which represents the symmetry of the three coupled-lines.

However, it is surmised that the switch isolation can be improved by reducing the magnetic coupling to the couple-line connected to isolation port, i.e. $k_{1,3}$ in the above example. Assuming $L = 35$ pH, $C = 5$ fF, $C_{\text{eq,OFF}} = 20$ fF, $C_C = 30$ fF, $k_{1,2} = 0.5$, $k_{2,3} = 0.15$, switch performance is studied with $k_{1,3}$ reduced from 0.5 to 0.4 in step of 0.02. In addition, $R_{\text{eq,ON}} = 5$ Ω is added in parallel to Port 3 in order to get meaningful isolation results. In Figure 2.10, it is observed that by reducing $k_{1,3}$ from 0.5 to 0.4, the insertion loss almost remains the same while the isolation is improved by 3 to 4 dB.
Therefore, in the proposed SPDT switch, switchable auxiliary coupled-line is inserted between main coupled-lines to control the magnetic coupling between them, as shown in Figure 2.11(a). Switch transistors are placed in series at each end of the auxiliary coupled-line. The two operating states are depicted in Figure 2.11(b). In the state \( V_a = 0 \, \text{V} \), the equivalent capacitance of the switches present impedances much larger than series resistance of the auxiliary coupled-line, which makes the auxiliary coupled-line a floating line. Thus, the effective coupling coefficient between main coupled-lines \( k_{1,2}\text{-eff} \), is approximately equal to \( k_{1,2} \). In the state \( V_a = V_{\text{DD}} \), the small resistance of switches short the auxiliary coupled-line to ground. Subsequently, the effective coupling coefficient \( k'_{1,2}\text{-eff} \) is approximated to \( k_{1,2} - k_{1,a}k_{2,a} \).
Figure 2.11 Switchable auxiliary coupled-line between main coupled-lines: (a) schematic; (b) two operating states.

To this end, the complete configuration of the proposed SPDT switch by using magnetically switchable artificial resonator is shown in Figure 2.12. In operation mode with Port 2 as signal through port and Port 3 as isolation port, the control voltages are set as follows: $V_1 = V_a = 0 \text{ V}$ and $V_2 = V_b = V_{DD}$. Another operation mode can be set with alternated control voltages.
Figure 2.12 Configuration of the proposed SPDT switch using magnetically switchable artificial resonator.
2.3 130-180 GHz SPDT Switches

2.3.1 Design and Implementation

The SPDT switch is designed based on GLOBALFOUNDRIES (GF) 65-nm bulk CMOS technology. Eight copper layers are available, where four layers are utilized in the design as shown in Figure 2.13. The bottom layers M1 and M2 are stacked to form ground plane with low resistivity for the coupled-lines. The top copper layer M8 has thickness of 3.3 μm and is used as the signal lines of main coupled-lines. The second top layer M7 with thickness of 0.9 μm is used as the signal lines of auxiliary coupled-lines. The EM simulations are performed using ANSYS HFSS v.15.

![Figure 2.13 Circuit diagram of the stacked cell.](image)

In this work, the SPDT prototype is targeted to operate at 160 GHz and achieve minimum insertion loss with isolation better than 20 dB. As discussed previously, larger transistor sizes with lower $R_{eq,OFF}$ and $R_{eq,ON}$ will benefit switch isolation
performance but degrade the insertion loss. Thus, it becomes necessary to
determine the correct transistor size at first design step. However, unlike switch
designs at lower operating frequencies, it is difficult to theoretically estimate the
switch performance with good accuracy beyond 100 GHz. Therefore, in this
design, we test several transistor sizes and choose the optimum design with
isolation just above 20 dB for the fabrication. In the following, the design
procedures for the fabricated switch are illustrated in details:

![Graph](image)

**Figure 2.14** Calculated shunt inductances and capacitances of the coupled-lines
versus coupled-line lengths.

1. Assume transistor size of 60 μm/0.06 μm. From Figure 2.5, $C_{eq,OFF}$ is estimated
to be 25 fF.
2. Width of main coupled-lines is determined as $w_1 = 5 \, \mu\text{m}$ using EM simulations to obtain characteristic impedance of 50 $\Omega$ as in Figure 2.13. It is convenient to use the same width T-line to connect coupled-lines and testing pads.

![Figure 2.15](image)

**Figure 2.15** Extracted coupling coefficients between main coupled-lines versus coupled-line space $s$.

3. Shunt inductance $L$ and capacitance $C$ of coupled-lines are calculated using (2.6) and (2.7), which are plotted in Figure 2.14. The self-resonance frequency $f_1$ in (2.11) is approximated to be 160 GHz. From (2.11) and Figure 2.14, the length of coupled-lines $l$ is estimated to be 115 $\mu\text{m}$.

4. Coupling coefficients are extracted by varying coupled-lines space $s$. As shown in Figure 2.15, space $s = 1.5$ is chosen to provide proper transmission response as indicated in Figure 2.8.
5. The whole structure is EM simulated and optimized with foundry transistor models, as shown in Figure 2.16. Width of auxiliary coupled-lines is determined as \( w_1 = 1 \mu\text{m} \) to obtain good shielding effects without affecting coupling between main coupled-lines. The optimized device sizes and dimension parameters are summarized in Table I.

Table I Optimized Device Sizes and Dimension Parameters.

<table>
<thead>
<tr>
<th>Transistor W/L ((M_{1-6}))</th>
<th>(C_C)</th>
<th>(R_G)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(30 \times (2 \mu\text{m}/0.06 \mu\text{m}))</td>
<td>34.7 fF</td>
<td>8 kΩ</td>
</tr>
<tr>
<td>(l)</td>
<td>(w_1)</td>
<td>(w_2)</td>
</tr>
<tr>
<td>100 μm</td>
<td>5 μm</td>
<td>1 μm</td>
</tr>
</tbody>
</table>

Figure 2.16 EM simulation structure in HFSS (testing pads are removed).
In the prototype, the optimized length of coupled-lines $l = 100 \, \mu m$ that is only about $\lambda_g/10$ at 155 GHz, which leads to the compact size and low insertion loss of the designed switches. From the post-simulations, it is found that $k_{1,2} = 0.442$, $k_{1,2}^{\text{eff}} = 0.441$, and $k_{1,2}^{\text{eff}} = 0.352$ with auxiliary coupled-lines, which agrees with our theoretical analysis. In Figure 2.17, the post-simulation results are in a good agreement with circuit model for operation mode that $V_1 = V_a = 0 \, V$ and $V_2 = V_b = V_{DD}$.

![Figure 2.17 Insertion loss and isolation performance of post-simulation and circuit model. (model parameters: $L = 32 \, \text{pH}, C = 4.6 \, \text{fF}, R_{\text{eq,ON}} = 5.9 \, \Omega, R_{\text{eq,OFF}} = 230 \, \Omega, C_{\text{eq,ON}} = 28 \, \text{fF}, C_{\text{eq,OFF}} = 25 \, \text{fF}, C_L = 34.7 \, \text{fF}, k_{1,2} = 0.441, k_{1,3} = 0.352, k_{2,3} = 0.221; R = 660 \, \Omega$ is added in parallel to $L_{1,3}$ to have typical Q-factor of 20 for coupled-lines)](image)

Figure 2.18 shows the micrograph of the prototypes fabricated in a 65nm CMOS process. The Switch A is the proposed magnetically switchable artificial resonator
switch as configured in Figure 2.16. The Switch B, by removing the auxiliary coupled lines and their connected transistors $M_{3-6}$, is also fabricated for comparison and verification on the advantages of the magnetic switching capability. The active area of the chip, including the low metal dummy-fill area, occupies only $0.0035\text{mm}^2$.

![Diagram of fabricated switches](image)

**Figure 2.18** Micrograph of fabricated switches.
2.3.2 Measurements

Figure 2.19 Insertion loss and isolation performance of the SPDT switches.

Two-port S-parameter measurements are performed from 140 to 220 GHz using an Agilent 67-GHz PNA-X, a 140-to-220 GHz VDI’s extension module and Cascade WR-5 probes, while Port 3 is internally terminated with an on-chip 50Ω resistor. The system is calibrated using a standard SOLT probe-tip calibration on a Cascade ISS substrate. Therefore, the RF pad loss is included in the insertion loss measurements.

In Figure 2.19, the measured insertion loss and isolation of the switches are plotted which are well agreed with those of the simulations. The measured
insertion loss of Switch A has little difference from the one of Switch B, which indicates the insertion loss contributed by the auxiliary coupled lines and associated transistors $M_{3,6}$ is negligible. The measured Switch A has a minimum insertion loss of 3.3 dB at 155GHz. The insertion loss curve is flat and better than 4dB from 140 to 180 GHz. By employing auxiliary coupled-lines, the isolation of Switch A is enhanced by ~2 dB as compared to the one of Switch B. Switch A has measured isolation better than 21.8 dB from 140 to 180 GHz. Using simple curve extrapolation based on the results, it is expected that the fabricated Switch A can achieve insertion loss better than 4 dB and isolation better than 21.1 dB from 130 to 140 GHz, which is not covered due to measurement setup limits. In Figure 2.20, the return losses of Switch A are better than 10 dB from 130 to 180 GHz.

![Figure 2.20 Return loss of Switch A.](image-url)
The switching-speed performance is evaluated using transient simulation by injecting a 0 dBm signal at 155 GHz as shown in Figure 2.21. The "on" and "off" of the 10%-to-90% switching times are 0.58 ns and 0.53 ns, respectively. Thus, the SPDT switch can support Gb/s modulation and short-pulsed active radar applications.

In the measurement setup, the output power from the VDI’s extension module is below -10 dBm, which is far to saturate the design switches. Therefore, power performance is simulated with an output $P_{1dB}$ of 11.4 dBm at 155 GHz.
**Table II Performance Summary and Comparison with State-of-the-art SPDT Switches.**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS 130</td>
<td>90nm CMOS 130</td>
<td>90nm CMOS 130</td>
<td>0.18\textmu m SiGe BiCMOS 200</td>
<td>90nm SiGe HBT</td>
<td>0.13\textmu m SiGe HBT</td>
<td>45nm SOI 485</td>
<td>65nm Bulk CMOS 220</td>
</tr>
<tr>
<td>Transistor $R_{on} \times C_{off}$ (fs)</td>
<td>180</td>
<td>180</td>
<td>132</td>
<td>Not Mentioned</td>
<td>83.7</td>
<td>75.6</td>
<td>147</td>
</tr>
<tr>
<td>Frequency (GHz)</td>
<td>50-67</td>
<td>40-110</td>
<td>75-110</td>
<td>73-110</td>
<td>96-163</td>
<td>140-220</td>
<td>130-180</td>
</tr>
<tr>
<td>Insertion Loss (dB)</td>
<td>1.5-2 #</td>
<td>&lt;4</td>
<td>2.8-3.1 #</td>
<td>1.1 #</td>
<td>2.6-3</td>
<td>3-4.5</td>
<td>3.3-4</td>
</tr>
<tr>
<td>Return Loss (dB)</td>
<td>&gt;8</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
</tr>
<tr>
<td>Isolation (dB)</td>
<td>25-27.5</td>
<td>&gt;20</td>
<td>21-22</td>
<td>22</td>
<td>23.5-29</td>
<td>20-30</td>
<td>21.1-23.7</td>
</tr>
<tr>
<td>$P_{1dB}$ (dBm)</td>
<td>13.5 †</td>
<td>10</td>
<td>Not Mentioned</td>
<td>17</td>
<td>17 @ 94 GHz</td>
<td>10 †</td>
<td>11.4 †</td>
</tr>
<tr>
<td>Size Excluding Pads (mm$^2$/1000$\lambda_0^2$) *</td>
<td>0.27/10.3</td>
<td>0.11/2.55</td>
<td>0.114/10.8</td>
<td>0.213/19.8</td>
<td>0.228/42.5</td>
<td>0.10/36</td>
<td>0.0035/0.94</td>
</tr>
<tr>
<td>$P_{DC}$ (mW)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>5.9</td>
<td>6</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Topology *</td>
<td>$\lambda_g/4$ TL + SS-SPST</td>
<td>Traveling wave</td>
<td>$\lambda_g/4$ TL + SS-SPST</td>
<td>$\lambda_g/4$ TL + DS-SPST</td>
<td>$\lambda_g/4$ TL + DS-SPST</td>
<td>$\lambda_g/4$ TL + DS-SPST</td>
<td>Magnetically Switchable Artificial Resonator</td>
</tr>
</tbody>
</table>

* TL: Transmission line; SS: Single-shunt; DS: Double-shunt

* Pad loss de-embedded † Simulation
Table II provides the performance summary and comparison with state-of-the-art SPDT switches [29, 39, 40, 51, 59]. Compared with the CMOS designs in [29] and [59], the reported switch achieves much higher operating frequency with similar insertion loss and isolation performance. Compared with implementations using SOI and HBT technologies in [39] and [51], this work demonstrates comparable insertion loss and isolation using much worse switch transistors. Most importantly due to the advantage of proposed topology, the switch only occupies an area of 0.0035 mm² which is only 1.5 to 3.5% of the area occupation in previous works [29, 39, 40, 51, 59].

2.4 A 220-285 GHz SPDT Switch

2.4.1 Design and Implementation

In Figure 2.22, the proposed SPDT switch is designed in a commercial 65-nm bulk CMOS. It comprises three coupled- lines with length \( l \), two normal RF nFET transistors \( M_1 \) and \( M_2 \), one compensating capacitor \( C_C \), and two biasing resistors \( R_G \) at transistor gate terminals.

A 220-285 GHz SPDT switch is designed using this topology. Switch transistors are implemented using normal RF nFET with \( R_{ON} \times C_{OFF} \) of 147 fs, while coupled-lines are built using Metal OI as signal lines and stacked Metal 1 and Metal 2 as
ground plane with low resistivity. The design parameters are optimized using 3-D full-wave EM simulations by HFSS and circuit co-simulations, which are depicted in Figure 2.22(b) and caption of Figure 2.22. The fabricated SPDT switch is shown in Figure 2.33, where the active area is only 0.002 mm².

![Proposed SPDT switch using the switchable resonator concept](image)

**Figure 2.22** Proposed SPDT switch using the switchable resonator concept: (a) Configuration; (b) Cross-section view. (Transistors $M_1$ and $M_2$: 17 fingers, single finger $W = 2\mu m$, $L = 0.06\mu m$; $C_C = 19.9$ fF; $R_G = 8$ kΩ; $l = 60$ μm)
2.4.2 Measurements

Two port S-parameter measurements are performed from 220 to 320 GHz using an Agilent 67-GHz PNA-X, a 220-320 GHz VDI’s extension module and Cascade WR-3 probes, while Port 3 is internally terminated with an on-chip 50Ω resistor. The system is calibrated using an SOLT probe-tip calibration on a Cascade ISS substrate. Therefore, the RF pad loss that is 0.5-0.7 dB for each pad at 250 GHz is included in the insertion loss measurements.

Figure 2.24 shows that the measured insertion loss and isolation performance are in a good agreement with simulated ones. The measured switch has a minimum insertion loss of 4.2 dB at 250 GHz, including the pad losses of 1.0-1.4 dB. The insertion loss curve is flat with value less than 5 dB from 220 to 285 GHz. The measured isolation curve is also flat with value around 18 dB. The simulated isolation between Port 2 and Port 3 is better than 18 dB. Thus, the switch has
ON/OFF ratio of better than 13 dB that satisfies the terahertz imaging requirements [4].

Figure 2.24 Insertion loss and isolation from 220 to 320 GHz. (Model in Figure 2(b): \( L_1 = L_2 = 19 \) p\( \text{H} \), \( C_{\text{OFF}} + C_2 = 17.4 \) f\( \text{F} \), \( C_C + C_1 = 24 \) f\( \text{F} \), \( k_{12-\text{eq}} = 0.4 \))

Figure 2.25 shows the return losses that are better than 10 dB from 220 to 300 GHz. The simulated switching ON and OFF times are 0.29 ns and 0.26 ns respectively as shown in Figure 2.26, which could support Gb/s modulation and short-pulsed active radar applications. Our measurement setup has maximum output power from extension module of less than -10 dBm that is well below the \( P_{1\text{dB}} \) of tested switch. The simulated output \( P_{1\text{dB}} \) is 9.2 dBm at 260 GHz.
Table III shows the performance comparison of this work with the state of the art. The proposed switch features insertion loss of 4.2 dB and isolation of 19 dB that are comparable to other works. However, it achieves the highest operating frequency and smallest chip size (in terms of both mm$^2$ and $\lambda_0^2$ where $\lambda_0$ is the
free space wavelength at center operating frequency) among SPDT switches operating beyond 100 GHz in silicon technologies.

Table III Performance Summary and Comparison of State-of-the-Art SPDT Switches Operating Beyond 100 GHz

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>SiGe BiCMOS 200</td>
<td>80-110</td>
<td>90nm CMOS 130</td>
<td>0.12-μm SiGe BiCMOS 180</td>
<td>0.13μm SiGe HBT 300</td>
<td>45nm SOI 485</td>
<td>65nm Bulk CMOS 220</td>
</tr>
<tr>
<td>0.12-μm SiGe BiCMOS 200</td>
<td>80-110</td>
<td>90nm CMOS 130</td>
<td>0.12-μm SiGe BiCMOS 180</td>
<td>0.13μm SiGe HBT 300</td>
<td>45nm SOI 485</td>
<td>65nm Bulk CMOS 220</td>
</tr>
<tr>
<td>Frequency (GHz)</td>
<td>85-105</td>
<td>40-110</td>
<td>110-140</td>
<td>96-163</td>
<td>140-220</td>
<td>220-285</td>
</tr>
<tr>
<td>Insertion Loss (dB)</td>
<td>2.3-3 #</td>
<td>&lt;4</td>
<td>2.5-3.5 #</td>
<td>2.6-3</td>
<td>3-4.5</td>
<td>4.2-5</td>
</tr>
<tr>
<td>Return Loss (dB)</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
<td>&gt;10</td>
</tr>
<tr>
<td>Isolation (dB)</td>
<td>21</td>
<td>&gt;20</td>
<td>14.5-17.5</td>
<td>23.5-29</td>
<td>20-30</td>
<td>17-19</td>
</tr>
<tr>
<td>$P_{1dB}$ (dBm)</td>
<td>-</td>
<td>10</td>
<td>-</td>
<td>17 @ 94 GHz</td>
<td>10 †</td>
<td>9.2 †</td>
</tr>
<tr>
<td>Size Excluding Pads (mm²/1000×$\lambda_0^2$) *</td>
<td>0.0475/4.5</td>
<td>0.11/2.55</td>
<td>-</td>
<td>0.228/42.5</td>
<td>0.10/36</td>
<td>0.0035/0.94</td>
</tr>
<tr>
<td>$P_{DC}$ (mW)</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>6</td>
<td>0</td>
<td>&lt;4×10⁻⁸</td>
</tr>
<tr>
<td>Topology *</td>
<td>$\lambda g/4$ TL + SS-SPST</td>
<td>Traveling wave</td>
<td>$\lambda g/4$ TL + SS-SPST</td>
<td>$\lambda g/4$ TL + DS-SPST</td>
<td>$\lambda g/4$ TL + DS-SPST</td>
<td>Switchable Resonator</td>
</tr>
</tbody>
</table>

* TL: Transmission line; SS: Single-shunt; DS: Double-shunt
# After de-embedding pad loss † Simulation - Not mentioned
2.5 Summary

This chapter demonstrated SPDT designs using the magnetically switchable artificial resonator topology. Firstly, the used CMOS transistors in shunt configuration were studied with equivalent models. Then, the switch was analyzed as three-port network formed by lump components. Its resonant property and transmission response were investigated theoretically. At last, auxiliary coupled-lines were introduced to switch the magnetic coupling strength between main coupled-lines to improve the switch isolation.

Two SPDT prototypes operating at 130 to 180 GHz and one SPDT switch operating at 220 to 285 GHz were designed and fabricated in a commercial 65-nm CMOS technology. The switch obtains state-of-the-art performance even comparing to the SOI and HBT implementations, with tremendous reduced circuit size. The compact size saves the implementation cost of communication systems especially in large-scale arrays.
CHAPTER 3

60-GHz Digitally-Controlled Phase Shifters

3.1 Introduction

Recently, intensive research efforts have been focused on millimeter-wave (mm-wave) beam-forming techniques for commercial applications [3, 5, 15, 16]. Despite its advantages of high directivity, beam-steering capability, and wide spatial coverage, beam-forming requires power-hungry and bulky multiple channels to increase beam coverage under high gain condition. Thus, it is crucial
to develop low-power and small form-factor circuits for beam-forming systems to be adopted by commercial markets, where power and cost are major driven factors. As the key building block to control beam directions through controlling phase delays in each of the multiple channels in beam-forming systems, phase shifter is required especially to be designed with high phase-resolution, small phase/gain errors, low insertion loss, low power consumption, and compact circuit size for adoption in commercial application systems [5, 12, 13, 17, 19-21, 23, 24, 46, 56, 78-168].

The active vector modulation (VM) approach by adding orthogonal modulated signals using variable gain amplifiers (VGA) to achieve variable output phases was demonstrated in [20] and [93] at mm-wave frequencies. Despite its benefits of compact size and low insertion loss, the VM phase shifter still suffers from large phase error and power consumption especially at mm-wave frequency [93].

On the other hand, the passive approach for mm-wave phase shifter designs is more popular. It is composed of mainly two topologies, reflective-type phase shifter (RTPS) [12, 112, 113, 140] and switched-type phase shifter (STPS) [13, 79, 91, 98, 116, 118, 133]. In [112] and [113], compact 60-GHz RTPS designs with good phase responses and low insertion loss were presented. But total phase shift ranges were limited to 180°, because the insertion loss variation in different phase states will became too large for a 360° design. Meanwhile, STPS is built by
cascading switched networks with relative phase shifts of 0/180°, 0/90°, 0/45° and etc. This topology has advantage of directly digital control [118] and is suitable for designs with large phase shifts. In [79, 91, 116], 4-bit phase shifters for the commercial 60-GHz, 77-GHz, and 94-GHz applications were demonstrated with small phase/gain errors and P1dB of larger than 10 dBm. A 60-GHz 5-bit phase shifter was proposed in [13] for enhancing the error vector magnitude performance of beam-forming systems. However, these STPSs are too bulky to be economically used in beam-forming systems.

In this chapter, a 57-64 GHz 5-bit phase shifter comprising both STPS topology and digital RTPS topology is reported. The chapter is organized as follows. Section 3.2 presents the switched-varactor reflective-type topology. Based on the investigation, a 60-GHz 3-bit 90° phase shifter is designed and verified experimentally. Section 3.3 presents the theoretical analysis of the cross-coupled bridged T-type topology. Based on the study, 60-GHz 0/180° and 0/90° are designed. Section 3.4 presents the architecture, design, and measured data of the 60-GHz 5-bit 360° phase shifter. A brief summary is drawn in Section 3.5.
3.2 Switched-Varactor RTPS

3.2.1 Theoretical Analysis

The RTPS uses a 90° hybrid coupler and two variable reflective loads [140]. Its phase shift varies according to the phase angle of reflection coefficient as

\[ \Gamma_{\text{Load}} = \frac{jX - Z_0}{jX + Z_0}, \]  \hspace{1cm} (3.1)

where \( X \) is the reactance of the reflective loads with minimum and maximum values denoted as \( X_{\text{min}} \) and \( X_{\text{max}} \), respectively. The characteristic impedance of hybrid coupler is denoted as \( Z_0 \). Thus, the absolute output phase and total phase shift are expressed as

\[ \phi_{\text{out}} = -\pi - 2 \arctan \left( \frac{X}{Z_0} \right), \]  \hspace{1cm} (3.2)

\[ \phi_{\text{total}} = 2 \left[ \arctan \left( \frac{X_{\text{max}}}{Z_0} \right) - \arctan \left( \frac{X_{\text{min}}}{Z_0} \right) \right]. \]  \hspace{1cm} (3.3)

Figure 3.1 shows the schematic of proposed reflective load. The reflective load is formed by \( N \) varactors (\( C_{V1}, C_{V2}, C_{V3}, \ldots, C_{VN} \)), one fixed-value parallel capacitor \( C_{\text{Fix}} \), and one series inductor \( L_T \). The biasing circuits are formed by resistors \( R_B \)
and capacitors $C_B$ that are equivalent open- and short-circuit at operating frequency.

The N control bits ($V_1, V_2, V_3, \ldots, V_N$) are biased at only two voltages states, i.e. 0 V and 1.2 V for off and on digital operations respectively. If we assume that the tuning ratio of varactors is equal to $r$, the varactors have only two capacitance values under alternative digital biasing voltages as

$$C_{Vi} = \begin{cases} C_{Vi-min} & \text{for } V_i = 0 \text{ V} \\ r \times C_{Vi-min} & \text{for } V_i = 1.2 \text{ V} \end{cases} \quad (3.4)$$

![Figure 3.1 Schematic of the reflective load for an N-bit switched-varactor RTPS.](image)

Figure 3.1 Schematic of the reflective load for an N-bit switched-varactor RTPS.
Neglecting the parasitic resistance, the reactance of proposed reflective load is derived as

\[ X = \omega L_T - \frac{1}{\omega(C_{\text{fix}} + C_{V1} + C_{V2} + C_{V3} + \cdots + C_{VN})}. \] \hspace{1cm} (3.5)

The varactors sizes are binary-weighted as

\[ C_{V1-\text{min}} = \frac{C_{V2-\text{min}}}{2} = \frac{C_{V3-\text{min}}}{2^2} = \cdots = \frac{C_{VN-\text{min}}}{2^{N-1}}, \] \hspace{1cm} (3.6)

so the load reactance in (2.17) is further deduced as

\[ X = \omega L_T - \frac{1}{\omega\left(C_{\text{fix}} + \sum_{i=1}^{N}(r_i \times 2^{i-1} \times C_{V1-\text{min}})\right)} , \] \hspace{1cm} (3.7)

where \( r_i \) is defined as the biasing factor of the varactor \( C_{Vi} \), which is either 1 or \( r \) from (3.4). Thus, the phase shifter has \( 2^N \) output phase states that are selected by \( N \) control bits.

To minimize the insertion loss and loss variation in RTPS designs, the following expression is satisfied at frequency \( \omega_0 \) [143]:

\[ X_{\text{max}} + X_{\text{min}} = 0 \quad \text{at} \quad \omega_0. \] \hspace{1cm} (3.8)

So, by using (2.15), (2.19) and (2.20), the elements are solved and expressed as
It is noted that the output phases are not strictly varying in linear according to control bits based on (2.14) and (2.19), however, N-bit phase shifter can still be properly designed with acceptable phase errors. Table II summarized the design parameters and ideal phase responses at 60 GHz for 3-bit 90° phase shifters for several design examples calculated from (2.21) and (2.22), under the assumption that \( r = 3 \) and \( Z_0 = 50 \, \Omega \). The RMS phase error [17] is calculated using

\[
\text{RMS phase error} = \sqrt{\frac{1}{N-1} \sum_{i=2}^{N} \left| \phi_{\text{error},i} \right|^2 },
\]

where \( N = 8 \) is the number of total states, \( i \) denotes the state number, \( \phi_{\text{error}} \) is absolute phase error of State 2-8 using the first state as the reference. It is noted that the RMS phase error reduces if larger \( L_T \) and \( C_{\text{Fix}} \) are used. However, it introduces more resistance from series inductor and requires smaller varactor
sizes that may reduce modelling accuracy due to the fabrication process variation in CMOS.

3.2.2 60-GHz 3-bit 90° Phase Shifter

Figure 3.2 Schematic of the proposed 3-bit 90 phase shifter.
Figure 3.2 shows the schematic of the proposed 3-bit 90° phase shifter, comprising of a transformer-type directional coupler and two switched-varactor based reflective loads.

Figure 3.3 Simulated performance of the transformer-type directional coupler.

The transformer-type directional coupler is adopted for its compactness. The size reduction is over 50% comparing to the broadside coupler in [112]. As shown in Figure 3.9, the coupler uses two metal layers, colored in grey (M8) with 3.3 μm thickness and red (M7) with 0.9 μm thickness respectively. The blue traces are the metal via with length extended for better illustration. The coupler has its primary and secondary coils inter-crossed where the primary coil is firstly constructed on
M8 layer for half-turn, and then is routed down to M7 layer for another half-turn to complete the winding trace. Meanwhile, the secondary coil is formed on M7 layer first, and then crosses to complete the full-turn on M8 layer. Thus, the structure is symmetrical so that the impedance looking into the four ports are expected to be the same. The optimized outer diameter is found as 69 µm with trace width of 5 µm to minimize the coupler loss while maintaining the return loss and isolation better than 15 dB. In Figure 3.9, the full-wave simulation using ANSYS HFSS V.14 shows that the transformer-based coupler achieves the total insertion loss less than 0.9 dB and the return loss and isolation better than 17 dB over 50-70 GHz. The phase balance is kept close to 90°.

As shown in the bottom of Figure 3.3, the proposed reflective load comprises three varactors $C_{V1}$ to $C_{V3}$ and one fixed-value capacitor $C_{Fix}$ in shunt-connection. The $L_T$ is a series inductor that forms a resonator together with the collective capacitances to increase the load reactance $X$ varying range and the phase-shifting range according to (3.3). The $C_B$ and $R_B$ are biasing components with values of 1 pF and 10 kΩ respectively. The digital control function is realized by biasing the three control bits, $V_{11.25}$, $V_{22.5}$ and $V_{45}$ to either 0 V or 1.2 V. Since each varactor has two capacitance values under alternative digital biasing, the proposed reflective load is capable of achieving eight different reactance values as well as eight phase shifts for the phase shifter according to (3.2). The $C_{Fix}$ is added to
compensate the overall phase error with the tradeoff of a reduced phase-shifting range. The varactor sizes are binary-weighted and the optimized design parameters are summarized in Table IV.

In Figure 3.4, the die micrograph of the fabricated phase shifter is shown, where the circuit size excluding testing pads is only 0.034 mm$^2$.

**Table IV Design parameters**

<table>
<thead>
<tr>
<th></th>
<th>Fixed Components</th>
<th>Variable Components</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Size (Fingers×W/L)</td>
<td>Min. (fF)</td>
</tr>
<tr>
<td>$C_{\text{Fix}}$</td>
<td>17.8 fF</td>
<td>-</td>
</tr>
<tr>
<td>$C_{V1\text{-min}}$</td>
<td>-</td>
<td>1×1.6 µm/0.47</td>
</tr>
<tr>
<td>$C_{V2\text{-min}}$</td>
<td>-</td>
<td>2×1.6 µm/0.47</td>
</tr>
<tr>
<td>$C_{V3\text{-min}}$</td>
<td>-</td>
<td>4×1.6 µm/0.47</td>
</tr>
<tr>
<td>$L_T$</td>
<td>110 pH</td>
<td>-</td>
</tr>
</tbody>
</table>

![Figure 3.4 Die micrograph.](image-url)
3.2.3 Measurements

The measurement is performed on-chip using Agilent N5247A PNA-X network analyzer and Cascade Elite 300 probe station.

![Graph showing S parameters and output phase vs frequency](image)

**Figure 3.5** Measured and simulated performance for state 000.

Figure 3.5 compares the measured and simulated performance for state 000. Good agreement is obtained. Figure 3.6 depicts the measured phase shifts of eight states over frequency range of 54-66 GHz that fully covers the 60-GHz ISM band. The phase shifter shows the eight output phases with phase-resolution of 11.25° and an RMS phase error (calculated as in [13]) of 5.2° at 60-GHz. The measured group delays are within ±3 ps with absolute delay less than 20 ps as shown in Figure 3.6. Figure 3.7 depicts the insertion loss and return loss over the entire bandwidth. The worst loss flatness has a value of ± 0.6 dB and occurs in State 8.
At 60-GHz, the average insertion loss is 5.69 dB with loss variation of ±1.22 dB across eight states.

Figure 3.6 Measured phase shifts in 8 states.

Figure 3.7 (a) Measured group delays in 8 states; (b) Measured insertion loss in 8 states. (Symbols refers to Figure 3.6)
Table V compares this work with other similar phase shifters. This work has the smallest circuit size and insertion loss among 90° phase shifters. Moreover, this work is controlled directly by digital bits.

**Table V Comparison with other similar phase shifters.**

<table>
<thead>
<tr>
<th>Reference</th>
<th>[5]</th>
<th>[112]</th>
<th>[13]*</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Topology/Step</td>
<td>RTPS/Cont's</td>
<td>RTPS/Cont's</td>
<td>STPS/3-bit</td>
<td>RTPS/3-bit</td>
</tr>
<tr>
<td>Technology</td>
<td>0.12-μm SiGe</td>
<td>90-nm CMOS</td>
<td>90-nm CMOS</td>
<td>65-nm CMOS</td>
</tr>
<tr>
<td>Freq. (GHz)</td>
<td>57-64</td>
<td>50-65</td>
<td>57-64</td>
<td>54-66</td>
</tr>
<tr>
<td>Phase-shifting range(°)</td>
<td>180</td>
<td>90</td>
<td>90</td>
<td>90</td>
</tr>
<tr>
<td>Insertion loss (dB)</td>
<td>6±1.8</td>
<td>6.25 ± 1.75</td>
<td>7.3±1.5</td>
<td>5.69±1.22</td>
</tr>
<tr>
<td>Return loss (dB)</td>
<td>-</td>
<td>&gt; 12</td>
<td>-</td>
<td>&gt; 12</td>
</tr>
<tr>
<td>DAC requirement</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Size (mm²)</td>
<td>0.18</td>
<td>0.08</td>
<td>0.17</td>
<td>0.034</td>
</tr>
</tbody>
</table>

* The 3-bit 90° phase shifter is used for comparison. The insertion loss is estimated by averaging the total insertion loss by the number of stages since the main loss is due to switch loss. The size is estimated from die photo.
3.3 Cross-Coupled Bridged T-type Phase Shifter

3.3.1 Theoretical Analysis

![Figure 3.8 Capacitor-based bridged T-type phase shifter: (a) Topology; (b) Operation state when $V_\phi = 0$ V; (c) Operation state when $V_\phi = 1.2$ V. Inductor-based bridged T-type phase shifter: (d) Topology; (e) Operation state when $V_\phi = 0$ V; (f) Operation state when $V_\phi = 1.2$ V. ($R_1$, $R_2$ and $R_3$ denote the on-resistances of M1, M2 and M3; $C_1$, $C_2$ and $C_3$ denotes the off-capacitances of M1, M2 and M3; $R_B$ is the 10 kΩ biasing resistors)
In the past, the bridged T-type topology is prevailing in mm-wave STPSs, especially in designs with small phase shifts of less than 90° [13, 79, 91, 116, 118]. In Figure 3.8(a), the capacitor-based bridged T-type phase shifter comprises two capacitors ($C_p$), inductors ($L_{1,2}$) and two MOS switches ($M_{1,2}$). Its phase shift is the output phase difference in the two operation states as indicated in Figure 3.8(b) and Figure 3.8(c), respectively. By properly choosing design parameters, the required phase shift can be obtained as described in [79]. However, these capacitor-based phase shifter designs generally have poor design accuracy, as the fabrication tolerance of metal-insulator-metal (MIM) and metal-oxide-metal (MOM) capacitors are typically 5-10% in advanced CMOS [15], [131]. To tackle the aforementioned issue, the two capacitors ($C_p$) can be replaced with inductors ($L_1$) that are better modeled using electromagnetic (EM) simulators as shown in the Figure 3.8(d).

Reference [133] analyzed the circuits and provided design equations under the conditions that the on-resistance and off-capacitance of transistor $M_1$ can be ignored as in Figure 3.8(e) and Figure 3.8(f). The equations were used in the realizations of Ku-/V-band phase shifters [13, 133]. However, this design approach has several design constraints for mm-wave phase shifters. First, the two inductors ($L_1$) must be separated in a large distance to prevent their mutual coupling effect modeled as coupling coefficient $k$, which is neglected in the prior
arts but can dramatically degrade phase shift accuracy and performance even the $k$ is small. Reducing $k$ through increase the distance will lead to large silicon area as revealed in [13]. Second, off-capacitance of transistor $M_1$ presents significant impedance and must be considered at mm-wave frequencies. For example, the off-capacitance of $M_1$ in $0/90^\circ$ phase shifter of [13] is $\sim 23$ fF that has an equivalent impedance of 115 $\Omega$ at 60 GHz frequency, which is not large enough to be treated as an open-circuit.

![Figure 3.9 Topology of cross-coupled bridged T-type phase shifter.](image)

To cope with the issues, the cross-coupled bridged T-type phase shifter is proposed for miniaturized phase shifter designs, which include mutual coupling
effects and parasitic capacitance of transistor $M_1$ with careful design considerations and modeling.

In Figure 3.9, the proposed cross-coupled bridged T-type phase shifter comprises two magnetic coupled inductors ($L_1$) with coupling coefficient $k$, another inductor ($L_2$), and three MOS transistors ($M_{1-3}$). The on-resistances of transistors are relatively small and ignored in the following analysis. Corresponding to the two operation states selected by control voltages ($V_\varphi$), the equivalent circuits of two states are given in Figure 3.10 with the relation as

$$L_M = k \times L_1.$$ (3.12)

![Figure 3.10 Operation states of the cross-coupled bridged T-type phase shifter: (a) $V_\varphi = 0$ V; (b) $V_\varphi = 1.2$ V. ($R_1$, $R_2$ and $R_3$ denote the on-resistances of $M_1$, $M_2$ and $M_3$; $C_1$, $C_2$ and $C_3$ denotes the off-capacitances of $M_1$, $M_2$ and $M_3$)
When \( V_\varphi = 0 \) V, transistors M1 and M2 are off and transistor M3 is on, and the
circuit is simplified to Figure 3.10(a). Since the equivalent circuit is symmetrical,
reflection coefficient \( S_{11} \) and transmission coefficient \( S_{21} \) are derived in (3.13) and
(3.14):

\[
S_{11} = \frac{j\omega \left[ \frac{1}{2} L_{4} C_{2} (1-k) \left( L_{1} (1+k) - 2 C_{1} Z_{0}^2 \right) - 2 L_{4} (1-k) + C_{2} Z_{0}^2 \right]}{Z_0 \left( 1 - 2\omega^2 L_{4} C_{1} (1-k) \right) + j\omega L_{4} (1-k) \times \left( \frac{1}{2} L_{4} C_{2} (1+k) - j\omega C_{2} Z_{0} - 2 \right)}
\]

(3.13)

\[
S_{21} = \frac{-2 Z_0 \left( \omega^2 L_{4} C_{1} C_{2} (1-k^2) - \omega^2 L_{4} \left( 2 C_{1} (1-k) + k C_{2} \right) + 1 \right)}{Z_0 \left( 1 - 2\omega^2 L_{4} C_{1} (1-k) \right) + j\omega L_{4} (1-k) \times \left( \frac{1}{2} L_{4} C_{2} (1+k) - j\omega C_{2} Z_{0} - 2 \right)}
\]

(3.14)

Based on the transmission coefficient in (3.14), the phase shift and its derivative
at frequency \( \omega_0 \) are derived in (3.15) and (3.16):

\[
\phi_{\omega_0} \bigg|_{\omega=\omega_0} = -\tan^{-1} \left( \frac{\omega_0 L_{4} (1-k)}{Z_0 \left( 1 - 2\omega_0^2 L_{4} C_{1} (1-k) \right)} \right) - \tan^{-1} \left( \frac{\omega_0 C_{2} Z_0}{2 - \omega_0^2 L_{4} C_{2} (1+k)} \right),
\]

(3.15)

\[
\frac{d\phi_{\omega_0}}{d\omega} \bigg|_{\omega=\omega_0} = \frac{2 C_{2} \left( C_{1} C_{2} Z_{0}^4 + k^2 L_{4}^2 - L_{4}^2 \right) (1-k) \left( L_{1} + k L_{4} - 2 C_{1} Z_{0}^2 \right)}{\left( k^3 L_{4}^2 C_{2} + k^2 \left( 8 L_{4} C_{1}^2 Z_{0}^2 - L_{4}^2 C_{2} + L_{4} C_{2}^2 Z_{0}^2 + 2 L_{4} C_{1} C_{2} Z_{0}^4 \right) \right) Z_0 + 8 L_{4} C_{1}^2 Z_{0}^2 + L_{4}^2 C_{2} + k \left( 4 L_{4} C_{1} C_{2} Z_{0}^2 - L_{4}^2 C_{2} - 16 L_{4} C_{1}^2 Z_{0}^2 \right) + L_{4} C_{2}^2 Z_{0}^2 - C_{1} C_{2}^2 Z_{0}^4} + C_{1} C_{2}^2 Z_{0}^4 - 6 L_{4} C_{1} C_{2} Z_{0}^2
\]

(3.16)
To satisfy the impedance matching condition of $S_{11} = 0$ and phase shift of $\phi_0$ at frequency $\omega_0$, the circuit elements are solved using (3.13) and (3.15), and are expressed in (3.17) and (3.18) as follows:

$$L_1 = \frac{Z_0 \tan \left( \frac{\phi_0}{2} \right)}{\omega_0 (1-k) \left( 1 + 2 \omega_0 C_1 Z_0 \tan \left( \frac{\phi_0}{2} \right) \right)},$$  \hspace{1cm} (3.17)$$

$$C_2 = \frac{2 \tan \left( \frac{\phi_0}{2} \right) (1-k) \left( 1 + 2 \omega_0 C_1 Z_0 \tan \left( \frac{\phi_0}{2} \right) \right)}{\omega_0 Z_0 \left( 1 + 2 \omega_0 C_1 Z_0 \tan \left( \frac{\phi_0}{2} \right) (1-k) + \tan^2 \left( \frac{\phi_0}{2} \right) (1+k) \right)}.$$

When $V_o = 1.2 \text{ V}$, transistors $M_1$ and $M_2$ are on and transistor $M_3$ is off, and the signal passes through the on-resistance of $M_1$ and $M_2$ while the off-capacitance of $M_3$ forms a band-pass filter structure with inductor $L_2$ as shown in Figure 3.10(b). Following the similar analysis steps with transistor on-resistance ignored, the following expressions for condition $S_{11} = 0$, phase shift, and phase derivative are derived at frequency $\omega_0$:

$$L_2 = \frac{1}{\omega_0^2 C_3},$$

\hspace{1cm} (3.19)
\[ \phi_{1.2V} \bigg|_{\omega=\omega_0} = \tan^{-1} \left( \frac{Z_0}{\omega \left( L_1 + \frac{2L_2}{1-\omega^2L_2C_3} \right)} \right) \bigg|_{\omega=\omega_0} = 0, \] (3.20)

\[ \frac{d\phi_{1.2V}}{d\omega} \bigg|_{\omega=\omega_0} = -C_3Z_0. \] (3.21)

Thus, phase shift \( \phi_0 \) of the proposed phase shifter at frequency \( \omega_0 \) is equal to \( \phi_{0V} - \phi_{1.2V} \) as in (3.22):

\[ \phi_0 \bigg|_{\omega=\omega_0} = -\tan^{-1} \left( \frac{\omega_0 L_1 (1-k)}{Z_0 \left( 1-2\omega_0^2 L_4 C_1 (1-k) \right)} \right) - \tan^{-1} \left( \frac{\omega_0 C_2 Z_0}{2-\omega_0^2 L_4 C_2 (1+k)} \right). \] (3.22)

To obtain a broadband phase shift at frequency \( \omega_0 \), it is necessary to satisfy the equality of first-order phase derivatives for the two states as:

\[ \frac{d\phi_{0V}}{d\omega} \bigg|_{\omega=\omega_0} = \frac{d\phi_{1.2V}}{d\omega} \bigg|_{\omega=\omega_0}. \] (3.23)

Thus, all the circuit parameters \( (L_1, L_2, C_1, C_2, C_3, k) \) are considered in the general design equations as in (3.17), (3.18), (3.19), (3.21), (3.22), and (3.23). Several numerical design examples based on above equations are solved to illustrate the phase responses and the magnetic coupling effects in cross-coupled bridged T-type phase shifters. Under the assumption that \( C_1 = 20 \, \text{fF}, \ Z_0 = 50 \, \Omega, \ \omega_0 = 2\pi \times \)
60 GHz, and \( \phi_0 = 90^\circ \), the circuit parameters are calculated for different \( k \) values using the above equations and summarized in Table VI.

**Table VI Calculated design parameters for 90° designs.**

<table>
<thead>
<tr>
<th>( k )</th>
<th>( L_1 ) (pH)</th>
<th>( C_2 ) (fF)</th>
<th>( L_2 ) (pH)</th>
<th>( C_3 ) (fF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>75.6</td>
<td>67.6</td>
<td>57</td>
<td>123.5</td>
</tr>
<tr>
<td>0.05</td>
<td>79.6</td>
<td>65.1</td>
<td>55.6</td>
<td>126.6</td>
</tr>
<tr>
<td>0.1</td>
<td>84</td>
<td>62.5</td>
<td>54.4</td>
<td>129.2</td>
</tr>
<tr>
<td>0.15</td>
<td>89</td>
<td>59.9</td>
<td>51.8</td>
<td>135.9</td>
</tr>
<tr>
<td>0.2</td>
<td>94.5</td>
<td>57.2</td>
<td>51</td>
<td>138</td>
</tr>
</tbody>
</table>

The phase responses are plotted in Figure 3.11. In all the cases, the exact 90° phase shifts are obtained at frequency \( \omega_0 \), while phase responses at frequency \( \omega_0 \) are flat as expected from (3.23). For different coupling strengths, the design with zero coupling has the lowest phase deviation from 90° across frequency, however requires large space between the two inductors in silicon implementations. In fact, phase shifters with \( k < 0.15 \) still provide good phase responses with phase error < 5° from 50 to 70 GHz. Thus, it is more favorable to reduce the inductors spacing for compact circuit sizes, while still obtain acceptable phase accuracy by co-designing with the presence of cross-coupling effects.
Figure 3.11 Ideal phase responses of the cross-coupled bridged T-type phase shifter for $C_1 = 20\, \text{fF}, Z_0 = 50\, \Omega, \omega_0 = 2\pi \times 60\, \text{GHz},$ $\phi_0 = 90^\circ,$ and $k = 0, 0.05, 0.1, 0.15, 0.2$. 

3.3.2 60-GHz 0/180° and 0/90° Phase Shifters

The design is based on GLOBALFOUNDRIES (GF) 65-nm CMOS technology. The 3-D full-wave EM field simulator ANSYS HFSS v.14 is used for simulations of the inductors, coupling coefficient, interconnects, vias, and testing pads. Cadence is used for circuit co-simulations with foundry provided process design kits (PDK).

The 0/180° phase shifter is designed by cascading two 0/90° phase shifters. Inductors are implemented using transmission lines (TL), where the 3.3-μm thick M8 layer is used as signal line and the 0.22-μm thick M1 forms the ground plane.
as shown in Figure 3.12. Metal stack information is depicted in Figure 3.1, which also provides design parameters that are optimized with circuit co-simulations.

![Simplified Cross-View](image)

**Figure 3.12 Configuration of the 60-GHz 0/90° phase shifter.**

Based on Figure 3.11, coupling coefficient $k = 0.05$ is chosen as the optimum tradeoff between phase performance and circuit size. With $k = 0.05$, the coupled inductors $L_1$ can be placed as close as 20 $\mu$m only from EM simulations. Compared to the conventional 60-GHz 0/90° T-type phase shifter in [13], this prototype achieves size reduction of more than 65%. In Figure 3.13, the simulated results of phase shifter have insertion loss of $\sim$2.5 dB and phase shift of 90±2.5° from 57 to 64 GHz.
3.4 The 60-GHz 5-bit 360° Phase Shifter

3.4.1 Architecture

As in Figure 3.14, the 60-GHz 5-bit phase shifter is composed of the cross-coupled bridged T-type STPSs for 2-bit coarse phase control (0/180°, 0/90°) and a digital RTPS for 3-bit fine phase control (0/45°, 0/22.5°, 0/11.25°). Therefore, the completed phase shifter covers a full 360° phase shift with a fine 5-bit digital phase control. The 3-bit 90° phase shifter has been discussed in section 3.2, while the 0/180° and 0/90° phase shifters were described in Chapter 3.3.
Figure 3.14 Schematic of the 5-bit phase shifter design with design parameters and simplified cross-view of the used process.

Compared to the conventional 360° STPSs in [11]-[17], this architecture adopts the cross-coupled bridged T-type STPS that provides accurate phase shifts with a very compact circuit size. Besides, it also emulates the STPSs of 0/45°, 0/22.5°, and 0/11.25° phase shifts with switch-varactor RTPS that has the similar 3-bit phase control function, but achieves much more compact size and lower insertion loss.

3.4.2 Implementation

The design is based on GLOBALFOUNDRIES (GF) 65-nm CMOS technology. The phase shifters are designed with 50-Ω input/output matching and cascaded in
series to obtain 5-bit phase control. The 3-D full-wave EM field simulator ANSYS HFSS v.14 is used for simulations of the inductors, coupling coefficient, interconnects, vias, and testing pads. Cadence is used for circuit co-simulations with foundry provided process design kits (PDK).

Figure 3.15 Micrograph of the 60-GHz 5-bit 360° phase shifter chip die.

In Figure 3.15, the fabricated 60-GHz 5-bit phase shifter occupies a size of 0.094 mm² only (excluding pads). The power supply $V_{DD}$ of 1.2 V is used for two on-chip inverters that simplify the control logic of the 0/180° and 0/90° phase shifters. The phase shifter consumes less than 1 nA current that is mainly due to transistor leakages.
3.4.3 Measurements

Two-port S-parameter measurements are performed from 1 GHz to 110 GHz using an Agilent 67GHz PNA-X, a OML's extension module and Cascade i-110 probes. The system is calibrated using a SOLT probe-tip calibration using a Cascade ISS substrate. Therefore, the RF pad loss is included in the insertion loss measurements.

![Graph showing phase responses and RMS phase error]

Figure 3.16 Measured phase responses for 32 states and RMS phase error of the 60-GHz 5-bit 360° phase shifter.

In Figure 3.16, the measured phase responses for 32 states are plotted. The phase shifter demonstrates 5-bit phase control covering 360° from 57 to 64 GHz. The measured RMS phase error is 4.4-9.5° in the operating bandwidth, indicating
good phase linearity. The maximum phase error in a single state is 7.7° at 60 GHz, 11.8° at 57 GHz, and 7.8° at 64 GHz.

![Figure 3.17 Measured insertion loss for 32 states and RMS gain error of the 60-GHz 5-bit 360° phase shifter.](image)

In Figure 3.17, the simulated and measured average insertion losses for 32 states are in good agreement, where the measured average is ~1.5 dB larger due to the simplifications in EM simulations of metal vias and testing pads. The measured average insertion loss is 14.3 dB from 57 to 64 GHz with a variation of ±2 dB. The small insertion loss variation of 2 dB relaxes the design constraints and complexity of the RF variable-gain amplifiers, which are used in beam-forming front-ends to compensate the insertion loss variation of phase shifters [3, 5, 16].
As a 5-bit phase shifter, the design has insertion loss per control bit of only 2.86 dB. The RMS gain error calculation uses the definition in [98] as

\[
\text{RMS gain error} = \sqrt{\frac{1}{N} \times \sum_{i=1}^{N} |\text{IL}_i - \text{IL}_{\text{average}}|^2},
\]

which is calculated as 0.5-1.1 dB from 57 to 64 GHz. In Figure 3.18, the measured input and output return loss are better than 10 dB in all states from 57 to 64 GHz.

![Figure 3.18 Measured return loss for 32 states of the 60-GHz 5-bit 360° phase shifter. (Dash lines: input return loss; Solid lines: output return loss)]
The power performance of the phase shift is measured using an Agilent 67GHz PNA-X, an R&S ZVA Vector Network Analyzer used as frequency generators, a Cernex V-band power amplifier, and Cascade probes. Figure 3.19 shows the output power for 32 states versus input power. The measured input $P_{1\text{dB}}$ is better than 9.5 dBm, which is enough for beam-forming applications with medium-large delivery power [79].

![Figure 3.19 Measured power performance for 32 states of the 60-GHz 5-bit 360° phase shifter.](image)

The performance summary of the proposed 60-GHz 5-bit 360° phase shifter and a comparison with other similar phase shifters is shown in Table VII. Compared to the state-of-the-arts, the proposed phase shifter achieves the lowest insertion loss per bit, the most compact size, and small RMS phase/gain errors.
Table VII Performance summary and comparison of state-of-the-art mm-wave 360° phase shifters.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Process</th>
<th>Frequency (GHz)</th>
<th>$\text{IL}_{\text{MAX}}$ (dB)</th>
<th>Total Phase Shift (°)</th>
<th>RMS Gain Error (dB)</th>
<th>RMS Phase Error (°)</th>
<th>Core Area (mm$^2$)</th>
<th>$P_{1\text{dB}}$ (dBm)</th>
<th>FoM ** ($°$/dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[112] MWCL 2009</td>
<td>CMOS 90-nm</td>
<td>50-65</td>
<td>8</td>
<td>90</td>
<td>*</td>
<td>*</td>
<td>0.08</td>
<td>4</td>
<td>11.25</td>
</tr>
<tr>
<td>[113] RFIC 2009</td>
<td>BiCMOS 0.13-μm</td>
<td>57-64</td>
<td>8</td>
<td>180</td>
<td>0.2</td>
<td>2.7</td>
<td>0.18</td>
<td>*</td>
<td>22.5</td>
</tr>
<tr>
<td>[12] MWCL 2014</td>
<td>CMOS 65-nm</td>
<td>54-66</td>
<td>6.9</td>
<td>90</td>
<td>*</td>
<td>5.2</td>
<td>0.034</td>
<td>*</td>
<td>13</td>
</tr>
<tr>
<td>[79] TCAS-II 2014</td>
<td>CMOS 65-nm</td>
<td>75-85</td>
<td>27.1</td>
<td>360</td>
<td>1-1.8</td>
<td>7.2-11.2</td>
<td>0.122</td>
<td>&gt;15</td>
<td>13.3</td>
</tr>
<tr>
<td>[91] IMS 2012</td>
<td>CMOS 90-nm</td>
<td>57-64</td>
<td>15.6</td>
<td>360</td>
<td>1.3</td>
<td>*</td>
<td>0.28</td>
<td>*</td>
<td>23.1</td>
</tr>
<tr>
<td>[116] CISC 2009</td>
<td>BiCMOS 0.12-μm</td>
<td>67-78</td>
<td>30</td>
<td>360</td>
<td>1.5-2.8</td>
<td>3.5-12</td>
<td>0.135</td>
<td>&gt;8</td>
<td>12</td>
</tr>
<tr>
<td>[13] TMTT 2013</td>
<td>CMOS 90-nm</td>
<td>57-64</td>
<td>18</td>
<td>360</td>
<td>1.6-1.8</td>
<td>2-10</td>
<td>0.34</td>
<td>*</td>
<td>20</td>
</tr>
<tr>
<td>This Work</td>
<td>CMOS 65-nm</td>
<td>57-64</td>
<td>16.3</td>
<td>360</td>
<td>0.5-1.1</td>
<td>4.4-9.5</td>
<td>0.094</td>
<td>9.5-12.5</td>
<td>22.1</td>
</tr>
</tbody>
</table>

* Not mentioned  * Pad loss included  ** Total phase shift / Maximum insertion loss
† VM: vector modulation; STPS: switched-type phase shifter; RTPS: reflective-type phase shifter

3.5 Summary

The chapter presents two types of novel phase shifter topologies, namely the switched-varactor type phase shifter and the cross-coupled bridged T-type phase shifter. By co-designing phase shifters using the proposed topologies, a 60-GHz
5-bit 360° phase shifter is designed, implemented, and successfully verified experimentally. Low-loss and low phase/gain-errors are achieved. Further, the miniaturized design could have high potential in phase-array applications, especially in large-scale arrays.
CHAPTER 4

MM-wave Bidirectional Beam-forming Front-End

4.1 Introduction

Recently, intensive research efforts have been focused on the time division duplex (TDD) transceivers leveraging on bidirectional techniques for the IEEE 802.11ad standard commercial applications [3, 41]. In these applications where power and
cost are majorly concerned, the associated building blocks are required to have low power consumption, compact circuit size, and low fabrication cost.

Figure 4.1 System architecture of the proposed bidirectional 4-element beam-former.

The conventional bidirectional transceiver uses single-pole double-throw (SPDT) switches for amplifier selection and isolation [41]. However, each SPDT switches has insertion loss of about 2-4 dB at 60 GHz [11, 54]. This insertion loss directly adds to system noise figure (NF) in the Rx path, while reduces output power (P_{OUT}) in the Tx path. To cope with the issue, we propose a new architecture of a
four-element bidirectional beam-former as shown in Figure 4.1. Each element comprises a 60-GHz bidirectional low-noise amplifier power amplifier (LNAPA), and a 5-bit phase shifter that is presented in Chapter 3. Then, Wilkinson power combiners are used as 4-to-1 power combiner in receive mode and 1-to-4 power splitter in transmit mode.

![Diagram of the proposed bidirectional LNAPA using BMNs.](image)

In this chapter, the bidirectional LNAPA is presented firstly. The design alleviates the lossy RF switches used in conventional bidirectional amplifier designs, the proposed three-port bidirectional matching networks (BMNs) (as shown in Figure 4.2) to provide input/output impedance matching for optimum NF and output power of LNA and PA core circuits, respectively. To validate the concept, a 60 GHz LNAPA prototype is designed, fabricated, and verified experimentally in a 65-nm CMOS technology. Furthermore, the entire 60-GHz 4-element beam-former is designed and fabricated. Due to the time constraint, the beam-former
has not been measured and published. Thus, only circuit layout and preliminary simulation results are provided in the thesis.

4.2 Bidirectional LNAPA

4.2.1 Bidirectional Matching Network

![Bidirectional Matching Network Diagram](image)

Figure 4.3 Schematic of the bidirectional matching network.

Figure 4.3 shows the proposed *BMN* at the antenna port, which comprises four inductive components L\(_1\)-L\(_4\). Based on the results from noise-contour simulation of the LNA core input and load-pull simulation of the PA core output, the optimum LNA input impedance Z\(_{IN,LNA}\) and optimum PA output impedance Z\(_{OUT,PA}\) can be obtained. Then, the four matching components L\(_1\)-L\(_4\) can provide conjugate matching at points A, B, T using (1)-(3) as follows:
\[ Z_{\text{IN},\text{LNA}}^* = \left( \frac{Z_{\text{OUT},\text{PA}} + sL_4}{Z_0 + sL_4} \right) \frac{1}{sL_2 + sL_3}, \]  

(4.1)

\[ Z_{\text{OUT},\text{PA}}^* = \left( \frac{Z_{\text{IN},\text{LNA}} + sL_3}{sL_2 + sL_4} \right) \frac{1}{Z_0 + sL_4}, \]  

(4.2)

\[ Z_0 = \left( \frac{Z_{\text{IN},\text{LNA}} + sL_3}{sL_2 + sL_4} \right) \frac{1}{Z_{\text{OUT},\text{PA}} + sL_4}. \]  

(4.3)

According to the proposed topology and theoretical analysis, with consideration of the finite Q-factors of \( L_1-4 \), the optimum design can be achieved by setting smaller inductance values. In this work, we use \( BMN \) circuit co-designed with LNA and PA core circuits, and achieve the optimized tradeoff between NF and \( P_{\text{OUT}} \) of the designed bidirectional LNAPA.

### 4.2.2 Bidirectional LNAPA Design

Figure 4.4 shows the schematic of proposed LNAPA, comprising of LNA core, PA core, and two \( BMNs \). Both networks are designed based on (4.1)-(4.3) in our previous analysis. It is noted that the \( BMN \) B is also matched to 50 \( \Omega \) output impedance for measurement purpose.

In receive (Rx) mode, the LNA core circuit is active with nominal gate bias voltage \( V_{B\text{LNA}} \) while PA core circuit is inactive with \( V_{B\text{PA}} \) of 0 V. The LNA core is designed to provide small-signal gain of 20 dB, bandwidth of 57-66 GHz, and NF of 6 dB. To achieve these targets, the LNA core adopts four-stage cascode
topology with on-chip spiral inductor loads ($L_{2,4,6,8}$). Short length TLs ($T_{2,4,6}$) are used for inter-stage connections, while capacitors ($C_{1,3,5,7,8}$) provide blocking for gate biasing. Large resistors ($R_B$) are effectively open-circuit for RF signals and used for gate biasing. For low noise operation, transistors $M_1$ and $M_2$ are selected with width of 22 $\mu$m and biased at low current density of 0.175 mA/$\mu$m.

Figure 4.4 Schematic and design parameters of the proposed bidirectional LNAPA. ($BMN$ A and B are marked in red and blue colors)

In transmit (Rx) mode, the PA core circuit is active with nominal gate bias voltage $V_{BPA}$ while LNA core circuit is inactive with $V_{BLNA}$ of 0 V. The PA core is designed to provide small-signal gain of 20 dB, bandwidth of 57-66 GHz, $P_{SAT}$ of 10 dBm, and PAE of 10%. The PA core uses three-stage cascode topology.
Similar to LNA core, its associated inductive loads, inter-stage connections, DC blockings, and gate biasing are achieved by using inductors \(L_{12,14,16}\), TLs \(T_{10,12,14}\), capacitors \(C_{9,11,12,14}\), and resistors \(R_B\) respectively. To obtain output power of 10 dBm, transistors \(M_{13}\) and \(M_{14}\) are chosen with width of 60 μm and operate in Class-A mode. The prior stages are designed for linear amplification with enough power to drive the following stages.

4.2.2 Measurement

![Figure 4.5 Micrograph of fabricated bidirectional LNAPA.](image)

The bidirectional LNAPA is fabricated in GLOBALFOUNDRIES (GF) 65-nm CMOS technology \(f_T = 220\) GHz. The chip micrograph is shown in Figure 4.5, where the circuit occupies a size of 0.48 mm × 0.46 mm (0.22 mm\(^2\)). At nominal
bias conditions, the circuit consumes 39.6 mW and 71.1 mW in Rx and Tx modes respectively with 1.8 V supply.

Small-signal measurements are performed from 55-67 GHz using an Agilent 67-GHz PNA-X and Cascade probes. As shown in Figure 4.6, in the Rx mode with $V_{B_{LNA}} = 0.8$ V and $V_{B_{LNA}} = 0$ V, the amplifier has measured peak gain of 21.5 dB at 65.5 GHz and gain of $>17$ dB over 57-67 GHz. Return losses are better than 7 dB, while isolation is better than 43 dB. Figure 4.7 shows the PA mode performance with $V_{B_{LNA}} = 0$ V and $V_{B_{LNA}} = 1.8$ V. The amplifier has measured peak gain of 24.5 dB at 59 GHz and gain of $>17$ dB over 57-65 GHz. Return losses are better than 8 dB, while isolation is better than 43 dB.
Figure 4.7 $S$-parameters in the Tx mode.

Figure 4.8 NF in the Rx mode.

Noise performance in Rx mode is characterized using a PNA-X, a power sensor, and a Cernex V-band PA. In Figure 4.7, the measured minimum NF is 6.7 dB at 58.5 GHz. The simulated NF of proposed amplifier and its LNA core with typical
matching networks are compared. It is noted that the BMN degrades NF by ~1.4 dB that is much lower than the typical insertion loss of SPDT switches at 60 GHz.

Power performance in Tx mode is evaluated using a PNA-X and an R&S VNA as frequency generator at 60 GHz. In Figure 4.9, the amplifier achieves output $P_{1\text{dB}}$ of 5 dBm, $P_{\text{SAT}}$ of 8.4 dBm with PAE of 8.7% when $P_{\text{IN}}$ is -3 dBm. It agrees well with the simulated $P_{1\text{dB}}$ of 5.3-5.5 dBm.

![Figure 4.9 Power performance in the Tx mode.](image)

Table VIII shows the performance summary of proposed bidirectional LNAPA and the comparison with bidirectional amplifier using SPDT switches [41], standalone LNA [169, 170] and PA [171, 172]. In Rx mode, the proposed amplifier achieves high gain and comparable NF. In Tx mode, high gain and good $P_{\text{SAT}}$/PAE are obtained with low power consumption. It is noted that the proposed amplifier is very compact in size and suitable for low-cost transceivers, especially in large-scale arrays.
Table VIII Performance Summary and Comparison of State-of-the-Arts.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Tech.</th>
<th>Freq. (GHz)</th>
<th>Gain (dB)</th>
<th>NF (dB)</th>
<th>Return Loss (dB)</th>
<th>Size (mm²)</th>
<th>Supply Voltage (V)</th>
<th>P_{DC} (mW)</th>
<th>FoM †</th>
</tr>
</thead>
<tbody>
<tr>
<td>[173] Bi. Amp (forward)</td>
<td>75-nm InP</td>
<td>103-153</td>
<td>15</td>
<td>5**</td>
<td>5</td>
<td>0.1</td>
<td>2.4</td>
<td>15</td>
<td>22.2</td>
</tr>
<tr>
<td>[169] LNA only</td>
<td>65-nm CMOS</td>
<td>56-61</td>
<td>16.5</td>
<td>6.6</td>
<td>15</td>
<td>0.37</td>
<td>1.5</td>
<td>27.9</td>
<td>3.9</td>
</tr>
<tr>
<td>[170] LNA only</td>
<td>90-nm CMOS</td>
<td>58-65</td>
<td>11.3</td>
<td>4.4</td>
<td>&gt;10</td>
<td>0.27</td>
<td>2.4</td>
<td>14.4</td>
<td>7</td>
</tr>
<tr>
<td>[41] LNA &amp; Switch</td>
<td>65-nm CMOS</td>
<td>54-66</td>
<td>17.8</td>
<td>5.6</td>
<td>&gt;10</td>
<td>1*</td>
<td>1.0</td>
<td>13.2</td>
<td>12.2</td>
</tr>
<tr>
<td>This work Rx mode</td>
<td>65-nm CMOS</td>
<td>57-67</td>
<td>21.5</td>
<td>6.7</td>
<td>&gt;7</td>
<td>0.22#</td>
<td>1.8</td>
<td>39.6</td>
<td>4.8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Tech.</th>
<th>Freq. (GHz)</th>
<th>Gain (dB)</th>
<th>P_{SAT} (dBm)</th>
<th>Return Loss (dB)</th>
<th>PAE (%)</th>
<th>Supply Voltage (V)</th>
<th>Size (mm²)</th>
<th>P_{DC} (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[173] Bi. Amp (reverse)</td>
<td>75-nm InP</td>
<td>70-110</td>
<td>12</td>
<td>5</td>
<td>5</td>
<td>-</td>
<td>2.4</td>
<td>0.1</td>
<td>15</td>
</tr>
<tr>
<td>[171] PA only</td>
<td>65-nm CMOS</td>
<td>54-66</td>
<td>17.7</td>
<td>16.8</td>
<td>6</td>
<td>14.5</td>
<td>1.5</td>
<td>0.32</td>
<td>378</td>
</tr>
<tr>
<td>[172] PA only</td>
<td>65-nm CMOS</td>
<td>44-60</td>
<td>8.3</td>
<td>11</td>
<td>10</td>
<td>7.1</td>
<td>1.2</td>
<td>0.39</td>
<td>130</td>
</tr>
<tr>
<td>[41] PA &amp; Switch</td>
<td>65-nm CMOS</td>
<td>54-64</td>
<td>21.5</td>
<td>5.6</td>
<td>&gt;7.6</td>
<td>3.2</td>
<td>1.0</td>
<td>1*</td>
<td>96.2</td>
</tr>
<tr>
<td>This work Tx mode</td>
<td>65-nm CMOS</td>
<td>57-65</td>
<td>24.5</td>
<td>8.4</td>
<td>&gt;9</td>
<td>8.7</td>
<td>1.8</td>
<td>0.22#</td>
<td>71.1</td>
</tr>
</tbody>
</table>

* Includes SPDT switches, LNA, and PA
** Simulation
# Total size of bidirectional LNAPA
† \[
\text{FoM [GHz/mW]} = \frac{\text{Gain [abs]} \times f_c [GHz]}{(F-1) \times P_{DC} [mW]}
\]
4.3 Power Combiner/ Splitter

In the proposed beam-former, a power handling block which is used as 4-to-1 power combiner in the receiving mode and as a 1-to-4 power splitter in the transmitting mode has to be developed in CMOS.

In this work, passive Wilkinson power combiner/splitter topology is adopted. Three 50-Ω matched 2-to-1 power combiners are arranged as in Figure 4.1 and optimized in EM simulation with HFSS as shown in Figure 4.10.

![Figure 4.10 Power combiner/splitter in EM simulation environment.](image)

The EM simulation results are plotted in Figure 4.11. The total insertion loss including the 6-dB power splitting loss is 7.3 dB from 50 to 70 GHz. The input/output matching conditions are better than 15 dB. In-band port-to-port isolations are better than 20 dB.
4.4 60-GHz 4-Element Bidirectional Beam-Former

The entire 60-GHz 4-element bidirectional beam-former was completed as shown in Figure 4.12. The fabricated chip has returned to our group. However, due to the fact that the beam-former measurement requires 4-channel simultaneous 60-GHz input to measure its beam-forming capability, it requires packaging LTCC to perform the testing as shown in Figure 4.13. It has not been completed yet.

However, individual key building blocks and their measured results have been performed and reported in previous chapters. A good beam-forming capability is expected from the designed beam-former.
Figure 4.12 Cadence layout of the proposed bidirectional 4-element beam-former (2mm × 1mm).
4.5 Summary

This chapter showed an mm-wave bidirectional LNAPA design without utilizing RF switches. High gain, good linearity, unconditionally stable, low power consumption, and compact size were demonstrated in the fabricated prototype. It should be noted that this work has high potential in commercial mm-wave transceivers and imaging systems, where simple designs with small form-factor and low power consumption are preferable. Furthermore, a full 4-element bidirectional beam-forming front-end was designed and fabricated. The chip will be measured with LTCC packages in the future.
CHAPTER 5

Conclusion and Future Work

5.1 Conclusion

The author's research work focused primarily on the mm-wave IC designs in CMOS technology. Several key circuit blocks were proposed and analyzed, such as phase shifters, SPDT switches and bidirectional LNAPA. The proposed designs were fabricated and verified through on-chip measurements and competitive results were obtained.
Firstly, to cater for terahertz communication and imaging system applications, several mm-wave single-pole double-throw (SPDT) switches in 65-nm CMOS were demonstrated. A new topology, namely the magnetically switchable artificial resonator was proposed to alleviate the bulky and lossy transmission lines used in conventional SPDT designs. Three switch prototypes were designed and fabricated in a 65-nm CMOS technology; two operate at 130-180 GHz and one operates at 220-285 GHz. The fabricated 130-180 GHz SPDT switch achieves insertion loss of 3.3 dB, and isolation of 23.7 dB. To the authors' best knowledge, the circuit size of 0.0035 mm$^2$ is the smallest among SPDT switches with similar operating frequencies. The fabricated 220-285 GHz SPDT switch features measured insertion loss of 4.2 dB including RF pad losses, isolation of 19 dB, return loss of better than 10 dB, simulated $P_{1dB}$ of 9.2 dBm, and zero power consumption. To the best of authors' knowledge, this switch achieves the highest operating frequency and smallest chip size among reported SPDT switches in CMOS and BiCMOS technologies.

Secondly, a compact 3-bit 90° phase shifter for phased-array applications at the 60-GHz ISM band (IEEE 802.11ad standard) was presented. The designed phase shifter is based on reflective-type topology using the proposed reflective loads with binary-weighted digitally-controlled varactor arrays and the transformer-type directional coupler. The measured eight output states of the implemented phase
shifter in 65-nm CMOS technology exhibit phase-resolution of 11.25° with an RMS phase error of 5.2°. The insertion loss is 5.69±1.22 dB at 60-GHz and the return loss is better than 12 dB over 54-66 GHz. The chip demonstrates a compact size of only 0.034 mm^2.

Thirdly, a compact 60-GHz phase shifter that provides 5-bit digital phase control and 360° phase range for beam-forming systems was presented by co-designing the abovementioned 3-bit 90° phase shifter, 0/180° and 0/90° phase shifters. The 0/180° and 0/90° phase shifters were designed by using the proposed cross-coupled bridged T-type topology. The topologies are analyzed using small-signal equivalent circuit model. Further, the design equations are derived and investigated. To validate the theoretical analysis, the 60-GHz 5-bit 360° phase shifters was designed in a commercial 65-nm CMOS technology. The fabricated 360° phase shifter features good performance of 32 phase states from 57 to 64 GHz with RMS phase error of 4.4°, total insertion loss of 14.3±2 dB, RMS gain error of 0.5 dB, P_{1dB} of better than 9.5 dBm, and power consumption of almost zero. The average insertion loss is only 2.8 dB per control bit. To authors' best knowledge, the designed 360° phase shifter with the size of 0.094 mm^2 is the smallest 5-bit passive phase shifter at frequencies around 60 GHz.
At last, to alleviate RF switches in the promising bidirectional technique, a 56-67 GHz bidirectional LNAPA design was reported. The bidirectional matching networks were introduced to connect LNA and PA core circuits in parallel and satisfy isolation requirements with full consideration of input/output impedance matching of the LNA and PA. Thus, the operation modes are simply selected by alternated gate biasing of the LNA and PA core circuits. The fabricated amplifier achieves excellent performance; in the Rx mode, it features peak gain of 21.5 dB with gain of >17 dB over 56-67 GHz, NF of 6.7 dB with 39.6 mW power consumption, while in the Tx mode it achieves peak gain of 24.5 dB with gain of >17 dB over 56-65 GHz, $P_{\text{SAT}}$ of 8.4 dBm, PAE of 8.7% with 71.1 mW power consumption. The reverse isolation in both modes is better than 43 dB. The circuit occupies a compact size of 0.22 mm$^2$.

5.2 Recommendations for Future Work

In this research work, a complete 60-GHz beam-forming front-end with 5-bit phase tuning capability has been demonstrated. Thus, to design a complete beam-forming system including the present RF front-end with mixers, VGAs, DAC/ADC, and DSP blocks would be the most challenging and most interesting work in future. Such system operates in TDD mode without using any RF switches, and achieves low power consumption as well as low form-factor. It is
very suitable for the next-generation WLAN applications, especially in the commercial portable and mobile devices.

In the past few years, some pioneer works have demonstrated THz frequency generations using novel architectures and passive building blocks in CMOS technology. These works are primarily done by Prof. Afshari's research group in Cornell University and Prof. Han's research group in Massachusetts Institute of Technology. It could save tremendous financial cost to the existing THz systems, if such frequency generators are designed and optimized properly to meet the commercialization requirements. In this research work, some novel design techniques used in the CMOS SPDT switches, namely the coupled-line structures and magnetic switchable concept, could be extended and exploited in the frequency generator designs to further reduce the passive loss and enhance isolations.

Current mm-wave researches from both academy and industries have showed an inevitable trend towards much larger scale of beam-former developments. The main reason is to cater for the non-light-of-sight (NLOS) and the long-distance communications, since mm-wave CMOS PA has showed very little improvements in terms of output power in the past few years. Moreover, current quartz wafer technology provides a suitable solution for the antenna developments for such large-scale array. It could be very interesting and challenging to develop a full-
wafer array with beam-forming elements up-to tens of thousands. Thus, accurate, high-power, and highly-functional mm-wave transceivers or imagers could be realized for the next-generation applications.

Lastly, the author believes that mm-wave in-band full-duplex (IBFD) will be one of the hottest topics in the next decades. IBFD potentially allows system to maximally double the spectrum usage. However, the main challenge is on how to cancel the self-interference from the Tx to the Rx in the same device, especially in the condition with such wide operation bandwidth. Current works by Stanford University have demonstrated RF SI cancellation in a 20 MHz bandwidth. To extend it to several GHz at mm-wave is still challenging. The key technique is on how to maintain good wideband phase linearity and group delay. One possible solution is to use left-handed structure that has nearly opposite EM propagation property as compared to conventional transmission lines, and to accurately monitor the signal phase and group delay in the RF SI cancellation circuits.
AUTHOR'S PUBLICATIONS

Journal Papers:


**Conference Papers:**


BIBLIOGRAPHY


[115] I. Sarkas, M. Khanpour, A. Tomkins, P. Chevalier, P. Garcia, and S. P. Voinigescu, "W-band 65-nm CMOS and SiGe BiCMOS transmitter and


F. Ellinger, R. Vogt, and W. Bachtold, "Ultracompact reflective-type phase shifter MMIC at C-band with 360° phase-control range for smart


