Model-based Fault Diagnosis for Voltage Source Inverters

Seyedeh Marjan Alavi

School of Electrical & Electronic Engineering

A thesis submitted to the Nanyang Technological University in fulfillment of the requirement for the degree of Doctor of Philosophy

2015
Acknowledgments

I would like to express my sincere appreciation to my supervisor, Professor Wang Danwei, and co-supervisor, Dr. Luo Ming, for their invaluable guidance, support and suggestions. I like to thank the A*STAR (Agency for Science, Technology and Research) for their financial support in form of SINGA (Singapore International Graduate Award) during my PhD studies. I also want to thank my colleagues in Singapore Institute of Manufacturing Technology (SIMTech) and Intelligent Robotics Lab of NTU, for their generous help. Last but not least, I want to thank my family, for their constant love and encouragement.
Contents

Acknowledgments i
Summary vii
List of Figures viii
List of Tables xiv
List of Acronyms xvi
List of Notations xviii

1 Introduction 1
  1.1 Power Electronic Inverters ........................................ 1
    1.1.1 Basic structure of an Inverter ............................. 3
    1.1.2 Sinusoidal Pulse Width Modulation .......................... 4
    1.1.3 Multi-Level Inverters (MLIs) ............................... 6
  1.2 Faults in Inverters ............................................... 8
  1.3 Motivation of FDI for Power Electronic Inverters ............... 9
  1.4 Problem Formulation ............................................. 12
  1.5 Contributions .................................................... 14
  1.6 Organization of the thesis ...................................... 18

2 Literature Review 19
  2.1 Introduction ..................................................... 19
  2.2 Model-Based Diagnosis .......................................... 20
  2.3 Modeling Techniques ............................................ 21
    2.3.1 Logic ...................................................... 22
    2.3.2 Quantitative Modeling .................................... 23
    2.3.3 Statistical Modeling ..................................... 23
    2.3.4 Hybrid Bond Graph ...................................... 25
  2.4 Feature Extraction Techniques .................................. 27
    2.4.1 Parameter Estimation .................................... 28
TABLE OF CONTENTS

2.4.2 Time Domain Analysis ........................................... 30
2.4.3 Frequency Analysis ............................................ 31
2.4.4 Short Fourier Transformation .............................. 32
2.4.5 Wavelet Analysis ............................................. 33
2.4.6 Space Vector Analysis ....................................... 33
2.4.7 Coordinate Transformation .................................. 36
2.5 FDI Techniques .................................................. 38
  2.5.1 Limit Checking ............................................. 38
  2.5.2 Rule Based Expert Systems ................................ 39
  2.5.3 Fuzzy Logic ................................................ 40
  2.5.4 Neural Network (NN) ..................................... 40
  2.5.5 Bayesian Networks ......................................... 42
  2.5.6 Qualitative Bond Graph ................................... 43
2.6 Comparison of the FDI Approaches .............................. 44
2.7 Summary ......................................................... 47

3 VSP-based FDI for short-circuit faults ......................... 48
  3.1 Introduction .................................................. 48
  3.2 Theory of VSP-based FDI ..................................... 49
    3.2.1 Modeling the VSI ....................................... 49
    3.2.2 Switching States ....................................... 51
    3.2.3 Voltage Space ........................................... 53
    3.2.4 State Transitions ....................................... 54
    3.2.5 Fault Banned Zones .................................... 54
  3.3 Properties of VSP for SPWM Inverter ......................... 57
    3.3.1 Working Principle of a SPWM Three-Phase Inverter ... 57
    3.3.2 Mathematical Proofs .................................... 58
  3.4 Procedure of VSP-based FDI .................................. 66
    3.4.1 Extracting Switching States ........................... 66
    3.4.2 Initialization ........................................... 67
    3.4.3 Fault Detection ......................................... 68
    3.4.4 Fault Isolation ........................................ 69
  3.5 Simulations ................................................... 70
    3.5.1 Sampling Time .......................................... 71
    3.5.2 Results ................................................ 72
    3.5.3 FDI For Motor Drive .................................. 74
  3.6 Experimental Set-up ......................................... 78
  3.7 Experimental Results ........................................ 82
  3.8 Modifications ................................................ 94
    3.8.1 Experimental Results of the modified approach ...... 95
  3.9 Summary ....................................................... 107
# Table of Contents

4 VSP-based FDI for Open-Circuit Faults 109
4.1 Introduction .............................................. 109
4.2 System’s Description ........................................ 109
4.3 Fault Detection and Isolation ............................... 111
  4.3.1 Extracting Switching States ............................. 111
  4.3.2 Fault detection and Isolation .......................... 112
  4.3.3 Fault-banned Zones based on 8 states ............... 112
  4.3.4 Fault-banned Zones based on 27 states ............. 113
4.4 Simulations .................................................. 115
4.5 Experiments .................................................. 123
  4.5.1 Experimental Results using 8 states .................. 123
  4.5.2 Experimental Results using 27 states ............... 134
4.6 Summary .................................................... 145

5 Fault Diagnosis for Multi-Level Inverters 146
5.1 Introduction .................................................. 146
5.2 Background .................................................. 146
5.3 Modeling the $n$-level $m$-phase Inverter .................. 148
5.4 Control of the $n$-level $m$-phase Inverter ................ 151
  5.4.1 Switching Modes ........................................ 152
  5.4.2 Control of a Three-Level Inverter .................... 155
5.5 Fault Detection and Isolation for the $n$-level $m$-phase Inverter 159
5.6 Simulations ................................................... 161
5.7 Experiments .................................................. 171
5.8 Summary ..................................................... 176

6 Fault tolerant Control 177
6.1 Introduction .................................................. 177
6.2 Protection .................................................... 180
6.3 Reducing THD ................................................ 182
6.4 Balancing the faulty Inverter ............................... 191
6.5 Results ....................................................... 195
6.6 Summary ..................................................... 200

7 Conclusions and Recommendations for Further Research 201
7.1 Conclusion .................................................... 201
7.2 Recommendations for Further Research ..................... 204

Publications 206

References 207
## Appendices

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Appendix A: Datasheet of IRF620</td>
<td>220</td>
</tr>
<tr>
<td>Appendix B: Datasheet of IR2130</td>
<td>228</td>
</tr>
<tr>
<td>Appendix C: Application Note of IR2130</td>
<td>254</td>
</tr>
<tr>
<td>Appendix D: Datasheet of HIP4082</td>
<td>266</td>
</tr>
</tbody>
</table>
Summary

This thesis introduces a fault detection and isolation (FDI) method for diagnosis faulty semiconductor switches of a pulsewidth modulated (PWM) voltage source inverter (VSI). This method analyses the pole voltage signals in a time-free domain called voltage space. For a healthy inverter, the projection of the state transitions in the voltage space results in a cubic pattern. It shows that each switch fault changes the voltage space pattern (VSP) uniquely that allows isolating the faulty switch. The mathematical model of the inverter can predict these patterns. Monitoring the transition vectors in the voltage space and comparing to the fault signatures can diagnose the faults. An experimental set-up has been designed and implemented to simulate the switch faults in a three-phase inverter. Simulations and experimental results validate the efficiency and consistency of the VSP-based FDI. The fault detection time is within only one PWM carrier period which is significantly faster than current-based conventional FDI methods. It shows that the VSP-based FDI method can overcome the FDI problem of multilevel multiphase inverters with only one voltage detector per phase leg. It is sufficiently fast to be integrated with a fault tolerant control to maintain maximum efficiency of the inverter in the presence of a faulty switch.
**List of Figures**

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>A standard household grid-connected solar energy system.</td>
<td>2</td>
</tr>
<tr>
<td>1.2</td>
<td>Power electronic converters.</td>
<td>3</td>
</tr>
<tr>
<td>1.3</td>
<td>Single-phase VSI [1]</td>
<td>4</td>
</tr>
<tr>
<td>1.4</td>
<td>Reference, carrier, and PWM Signals.</td>
<td>5</td>
</tr>
<tr>
<td>1.5</td>
<td>Output pulses before and after filter.</td>
<td>6</td>
</tr>
<tr>
<td>1.6</td>
<td>One phase leg of an inverter with (a) two levels, (b) three levels, and (c) n levels [2].</td>
<td>7</td>
</tr>
<tr>
<td>1.7</td>
<td>THD of the line voltage and current versus number of switches in MLIs [3].</td>
<td>7</td>
</tr>
<tr>
<td>1.8</td>
<td>An inverter connected to an ac motor [4].</td>
<td>9</td>
</tr>
<tr>
<td>1.9</td>
<td>An offshore wind plant</td>
<td>10</td>
</tr>
<tr>
<td>1.10</td>
<td>A distributed solar plant</td>
<td>10</td>
</tr>
<tr>
<td>2.1</td>
<td>FDI tasks</td>
<td>20</td>
</tr>
<tr>
<td>2.2</td>
<td>Perspective of MBD.</td>
<td>21</td>
</tr>
<tr>
<td>2.3</td>
<td>A system with seven components under MBD test.</td>
<td>24</td>
</tr>
<tr>
<td>2.4</td>
<td>HBG model of a single-phase HB inverter [5].</td>
<td>27</td>
</tr>
<tr>
<td>2.5</td>
<td>Normalized line-current spectra of a motor for healthy and faulty situations [6].</td>
<td>32</td>
</tr>
<tr>
<td>2.6</td>
<td>The space vector representation of three phase currents [7].</td>
<td>34</td>
</tr>
<tr>
<td>2.7</td>
<td>Trajectory of current space vector in the no-fault situation [8].</td>
<td>34</td>
</tr>
<tr>
<td>2.8</td>
<td>Current space patterns for an open-circuit fault in $Q_1$ to $Q_6$ of a three-phase VSI [8].</td>
<td>35</td>
</tr>
</tbody>
</table>
2.9 Experimental output currents and space vector pattern for an open-circuit fault in Q₃ [9]. ................................................................. 35
2.10 The Concordia patterns for an open-circuit fault in a three-phase VSI in Q₁ to Q₆ [10]. ................................................................. 36
2.11 Current space vector locus in the no-fault operation [11]. ................. 37
2.12 Ac currents of the inverter in Park’s Vector frame for various frequencies;
   10 Hz (top), 20 Hz, 25 Hz, 30 Hz, 40 Hz, 50 Hz (bottom) [12]. .......... 38
2.13 STATCOM filtered output voltage and threshold value [13]. ............. 39
2.14 The procedure of model-based FDI applied to the inverter [5]. .......... 40
2.15 Diagnosis of a short-circuit fault in Q₁ of the single-phase HB inverter [5]. 41
2.16 Diagnoses calculated by the Bayesian algorithm [14]. ..................... 42

3.1 A Three-phase inverter. .................................................................. 49
3.2 Voltage space and the eight normal switching states. ...................... 54
3.3 Fault-banned zones for a faulty switch in phase A. ......................... 56
3.4 Reference, carrier, and PWM Signals, \( M = 0.8, F_r = 60\) Hz, and \( F_c = 540\) Hz. ................................................................. 59
3.5 Gate control signals. ................................................................. 60
3.6 Current and voltage waveforms in the no-fault situation. ................. 61
3.7 Fault isolation in the voltage space. ............................................ 70
3.8 Simulink model of the VSI. ......................................................... 71
3.9 Simulink model of the FDI procedure. .......................................... 71
3.10 Fault diagnosis result of a short-circuit fault in Q₁. ....................... 72
3.11 Switching state pattern in the voltage space in presence of a short-circuit fault in Q₁. ....................................................... 73
3.12 Simulink model of a three-phase motor drive feeding a permanent magnet synchronous motor with IGBT fault simulator and fault diagnosis modules. ................................................................. 74
3.13 Stator currents with a short-circuit fault in Q₁. .............................. 75
3.14 Rotor speed with a short-circuit fault in Q₁. ................................. 75
3.15 Electromagnetic torque with a short-circuit fault in Q₁. .................. 75
LIST OF FIGURES

3.16 Phase voltages and voltage state with a short-circuit fault occurs in Q₁. 76
3.17 Phase voltages and voltage state with a short-circuit fault occurs in Q₂. 77
3.18 Schematic of the implemented three-phase two-level inverter with IR2130 driver. 78
3.19 SPWM control block for generating six gate signals. 79
3.20 SPWM control signals in no-fault situation. 80
3.21 Gate control signals in no-fault situation. 80
3.22 Implementation of the FDI block and the inverter as Hardware-In-Loop in Simulink. 81
3.23 Experimental results of on-line diagnosis of a SCF in Q₁ with 8 states. 83
3.24 Experimental results of on-line diagnosis of a SCF in Q₂ with 8 states. 85
3.25 Experimental results of on-line diagnosis of a SCF in Q₃ with 8 states. 87
3.26 Experimental results of on-line diagnosis of a SCF in Q₄ with 8 states. 89
3.27 Experimental results of on-line diagnosis of a SCF in Q₅ with 8 states. 91
3.28 Experimental results of on-line diagnosis of a SCF in Q₆ with 8 states. 93
3.29 27 states in the voltage space. 94
3.30 Experimental results of on-line diagnosis of a SCF in Q₁ with 27 states. 96
3.31 Experimental results of on-line diagnosis of a SCF in Q₂ with 27 states. 98
3.32 Experimental results of on-line diagnosis of a SCF in Q₃ with 27 states. 100
3.33 Experimental results of on-line diagnosis of a SCF in Q₄ with 27 states. 102
3.34 Experimental results of on-line diagnosis of a SCF in Q₅ with 27 states. 104
3.35 Experimental results of on-line diagnosis of a SCF in Q₆ with 27 states. 106
4.1 A Three-phase inverter. 110
4.2 Simulink model for FDI of open-circuit faults in a three-phase inverter. 116
4.3 Simulink model of the three-phase inverter. 116
4.4 Simulation results of diagnosis of an OCF in Q₁. 117
4.5 Simulation results of diagnosis of an OCF in Q₂. 118
4.6 Simulation results of diagnosis of an OCF in Q₃. 119
4.7 Simulation results of diagnosis of an OCF in Q₄. 120
4.8 Simulation results of diagnosis of an OCF in Q₅. 121
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.9</td>
<td>Simulation results of diagnosis of an OCF in Q_6</td>
<td>122</td>
</tr>
<tr>
<td>4.10</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_1 with 8 states</td>
<td>124</td>
</tr>
<tr>
<td>4.11</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_2 with 8 states</td>
<td>125</td>
</tr>
<tr>
<td>4.12</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_3 with 8 states</td>
<td>127</td>
</tr>
<tr>
<td>4.13</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_4 with 8 states</td>
<td>129</td>
</tr>
<tr>
<td>4.14</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_5 with 8 states</td>
<td>131</td>
</tr>
<tr>
<td>4.15</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_6 with 8 states</td>
<td>133</td>
</tr>
<tr>
<td>4.16</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_1 with 27 states</td>
<td>135</td>
</tr>
<tr>
<td>4.17</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_2 with 27 states</td>
<td>137</td>
</tr>
<tr>
<td>4.18</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_3 with 27 states</td>
<td>139</td>
</tr>
<tr>
<td>4.19</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_4 with 27 states</td>
<td>140</td>
</tr>
<tr>
<td>4.20</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_5 with 27 states</td>
<td>142</td>
</tr>
<tr>
<td>4.21</td>
<td>Experimental results of on-line diagnosis of a OCF in Q_6 with 27 states</td>
<td>143</td>
</tr>
<tr>
<td>5.1</td>
<td>Central inverters versus micro-inverters for solar energy conversion</td>
<td>147</td>
</tr>
<tr>
<td>5.2</td>
<td>An n-level m-phase cascade HB inverter</td>
<td>149</td>
</tr>
<tr>
<td>5.3</td>
<td>Three-phase three-level inverter with 12 switches</td>
<td>156</td>
</tr>
<tr>
<td>5.4</td>
<td>Flowchart of fault detection procedure for one phase leg</td>
<td>159</td>
</tr>
<tr>
<td>5.5</td>
<td>Flowchart of fault isolation procedure for one phase leg</td>
<td>160</td>
</tr>
<tr>
<td>5.6</td>
<td>Schematic of a 3-phase 4-level HB inverter</td>
<td>162</td>
</tr>
<tr>
<td>5.7</td>
<td>PWM reference and carrier signals for a 4-level inverter under no-fault condition</td>
<td>164</td>
</tr>
<tr>
<td>5.8</td>
<td>The continuous and digitized values of the faulty phase</td>
<td>165</td>
</tr>
<tr>
<td>5.9</td>
<td>The simulation results of diagnosis a short-circuit fault in Q_1 of a 4-level inverter</td>
<td>165</td>
</tr>
<tr>
<td>5.10</td>
<td>The simulation results of diagnosis a short-circuit fault in Q_2 of a 4-level inverter</td>
<td>166</td>
</tr>
<tr>
<td>5.11</td>
<td>The simulation results of diagnosis a short-circuit fault in Q_3 of a 4-level inverter</td>
<td>167</td>
</tr>
<tr>
<td>5.12</td>
<td>The simulation results of diagnosis a short-circuit fault in Q_4 of a 4-level inverter</td>
<td>168</td>
</tr>
</tbody>
</table>
5.13 The simulation results of diagnosis a short-circuit fault in $Q_5$ of a 4-level inverter. ......................................................... 169
5.14 The simulation results of diagnosis a short-circuit fault in $Q_6$ of a 4-level inverter. ......................................................... 170
5.15 Three-phase full-bridge inverter with 12 switches. ...................... 171
5.16 The schematic of the experimental set-up .................................. 172
5.17 Experimental results of FDI for short-circuit fault in $Q_{a1}$. .............. 174
5.18 Experimental results of FDI for short-circuit fault in $Q_{a4}$. .............. 175
6.1 Schematic of a 3-phase 4-level HB inverter. ............................... 178
6.2 Current signals of the three phases and the digitized voltage of the faulty phase. A short-circuit fault has occurred at t=0.05 s. ...................... 180
6.3 Current signals of the faulty switch and the connected voltage source. A short-circuit fault has occurred at t=0.05 s. ...................... 181
6.4 Current and voltage signals of phase 1 in no-fault situation. .............. 182
6.5 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_1$. 183
6.6 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_2$. 184
6.7 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_3$. 184
6.8 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_4$. 185
6.9 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_5$. 185
6.10 Current and voltage signals of phase 1. A short-circuit fault exists in $Q_6$. 186
6.11 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_1$. .............................. 188
6.12 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_2$. .............................. 188
6.13 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_3$. .............................. 189
6.14 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_4$. .............................. 189
6.15 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_5$. .............................. 190
6.16 Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in \( Q_6 \). .......................................................... 190
6.17 Phasor diagrams of the three-phase 4-level inverter for different situations. 194
6.18 Simulation model for FDI and FTC for a ML VSI. ............................. 195
6.19 Gates signals of a 3-phase 4-level cascade HB inverter with a fault in \( Q_6 \). 196
6.20 PWM reference and carrier signals for a 4-level inverter under fault tolerant condition. .................................................. 197
6.21 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_6 \). .................................................. 197
6.22 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_1 \). ................................. 198
6.23 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_2 \). ................................. 198
6.24 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_3 \). ................................. 199
6.25 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_4 \). ................................. 199
6.26 Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in \( Q_5 \). ................................. 200
List of Tables

1.1 Power component per phase leg required by $n$-level inverters [15]. . . . . 8
2.1 Terminology in the area of FDI. ................................. 19
2.2 The effort and flow in the common energy domains [16]. .................. 26
2.3 Diagnostic table [5] .................................................... 40
2.5 Comparison of FDI methods. ........................................ 44
2.4 Comparison of feature extraction methods. ............................ 44
2.6 Comparison of FDI time of different approaches for three-phase VSIs. . 46
3.1 Switching states and output phase voltages. ............................. 52
3.2 Fault-banned zones of short-circuit faults. ............................. 69
3.3 Parameters of the motor used in the simulations. ......................... 74
3.4 Summary of the fault diagnosis time gained in the simulations. The fault
is inserted in two different time instances. ............................ 77
3.5 Summary of fault diagnosis results obtained from experiments for short-
circuit and open-circuit faults in $Q_1$–$Q_6$ using unmodified approach with
8 states. ................................................................. 94
3.6 Fault-banned zones of 27 states for short-circuit faults. ................. 95
3.7 Summary of fault diagnosis results obtained from experiments for short-
circuit faults in $Q_1$–$Q_6$. ............................................. 108
4.1 Fault-banned zones of open-circuit faults using 8 states. ............... 113
4.2 Fault-banned zones for open-circuit faults with 27 states. ............. 115
LIST OF TABLES

4.3 Summary of fault diagnosis results obtained from experiments for open-circuit faults in Q₁–Q₆ using unmodified approach with 8 states. . . . . . . 134

4.4 Summary of fault diagnosis results obtained from experiments for open-circuit faults in Q₁–Q₆ using modified approach with 27 states. . . . . . . 144

5.1 Truth table of HIP 4082 H-Bridge FET Driver IC (Appendix D). . . . . . . 173
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ac</td>
<td>Alternative Current</td>
</tr>
<tr>
<td>AM</td>
<td>Amplitude Modulation</td>
</tr>
<tr>
<td>ASD</td>
<td>Adjustable Speed Drives</td>
</tr>
<tr>
<td>BG</td>
<td>Bond Graph</td>
</tr>
<tr>
<td>BJT</td>
<td>Power Bipolar-Junction Transistor</td>
</tr>
<tr>
<td>CBR</td>
<td>Case Based Reasoning</td>
</tr>
<tr>
<td>CMC</td>
<td>Cascade multilevel converter</td>
</tr>
<tr>
<td>dc</td>
<td>Direct Current</td>
</tr>
<tr>
<td>DCMC</td>
<td>Diode-Clamped Multilevel Converter</td>
</tr>
<tr>
<td>DVR</td>
<td>Dynamic Voltage Restorer</td>
</tr>
<tr>
<td>FACTS</td>
<td>Flexible ac Transmission Systems</td>
</tr>
<tr>
<td>FCMC</td>
<td>Flying Capacitors Multilevel Converter</td>
</tr>
<tr>
<td>FDI</td>
<td>Fault Detection and Isolation</td>
</tr>
<tr>
<td>FFT</td>
<td>Fast Fourier Transform</td>
</tr>
<tr>
<td>FTC</td>
<td>Fault Tolerant Control</td>
</tr>
<tr>
<td>GARRs</td>
<td>Global Analytical Redundancy Relations</td>
</tr>
<tr>
<td>GTO</td>
<td>Gate Turn-off Thyristor</td>
</tr>
<tr>
<td>HB</td>
<td>Half-Bridge</td>
</tr>
<tr>
<td>HBG</td>
<td>Hybrid Bond Graph</td>
</tr>
<tr>
<td>HVDC</td>
<td>High Voltage Direct Current</td>
</tr>
<tr>
<td>IGBT</td>
<td>Insulated Gate Bipolar Transistor</td>
</tr>
<tr>
<td>LSE</td>
<td>Least Square Error</td>
</tr>
<tr>
<td>MBD</td>
<td>Model-Based Diagnosis</td>
</tr>
<tr>
<td>MCT</td>
<td>MOS Controlled Thyristor</td>
</tr>
<tr>
<td>MLI</td>
<td>Multi Level Inverter</td>
</tr>
<tr>
<td>MMC</td>
<td>Modular Multilevel Converters</td>
</tr>
<tr>
<td>MOSFET</td>
<td>Metal Oxide Field Effect Transistor</td>
</tr>
<tr>
<td>MPPT</td>
<td>Maximum Power Point Tracking</td>
</tr>
<tr>
<td>NN</td>
<td>Neural Networks</td>
</tr>
<tr>
<td>NPC</td>
<td>Neutral Point Clamped</td>
</tr>
<tr>
<td>P2MC</td>
<td>P2 Multilevel Converter</td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>--------------------------------------</td>
</tr>
<tr>
<td>PDE</td>
<td>Partial Differential Equation</td>
</tr>
<tr>
<td>PMSM</td>
<td>Permanent Magnet Synchronous Machine</td>
</tr>
<tr>
<td>PV</td>
<td>Photo Voltaic</td>
</tr>
<tr>
<td>PWM</td>
<td>Pulsewidth Modulated</td>
</tr>
<tr>
<td>rms</td>
<td>Root Mean Square</td>
</tr>
<tr>
<td>SIT</td>
<td>Static Induction Transistor</td>
</tr>
<tr>
<td>SITH</td>
<td>Static Induction Thyristor</td>
</tr>
<tr>
<td>SPWM</td>
<td>Sinusoidal Pulse Width Modulation</td>
</tr>
<tr>
<td>STATCOM</td>
<td>Static Compensators</td>
</tr>
<tr>
<td>TCG</td>
<td>Temporal Causal Graph</td>
</tr>
<tr>
<td>THD</td>
<td>Total Harmonic Distortion</td>
</tr>
<tr>
<td>UPFC</td>
<td>Unified Power Flow Controller</td>
</tr>
<tr>
<td>VSI</td>
<td>Voltage Source Inverter</td>
</tr>
<tr>
<td>VSP</td>
<td>Voltage Space Pattern</td>
</tr>
<tr>
<td>WTS</td>
<td>Wind turbine systems</td>
</tr>
</tbody>
</table>
# List of Notation

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(\cdot)^T$</td>
<td>Matrix or vector transpose</td>
</tr>
<tr>
<td>$\cdot$</td>
<td>Elementary multiplication</td>
</tr>
<tr>
<td>$\text{diag}(\mathbf{x})$</td>
<td>Makes a diagonal matrix whose diagonal elements are the elements of vector $\mathbf{x}$</td>
</tr>
<tr>
<td>$c$</td>
<td>Control junction in HBG</td>
</tr>
<tr>
<td>$d$</td>
<td>Derivative operator</td>
</tr>
<tr>
<td>$\oplus$</td>
<td>Binary XOR operator</td>
</tr>
<tr>
<td>$\land$</td>
<td>Logical AND</td>
</tr>
<tr>
<td>$!$</td>
<td>Factorial</td>
</tr>
<tr>
<td>$\neg$</td>
<td>Logical NOT</td>
</tr>
<tr>
<td>$\lor$</td>
<td>Logical OR</td>
</tr>
<tr>
<td>$\circ$</td>
<td>Degree</td>
</tr>
<tr>
<td>$\mod$</td>
<td>Modulo operation</td>
</tr>
<tr>
<td>$\leftarrow$</td>
<td>Implied</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

Inverters are one of the most critical components found in every power plant generation and distribution systems. They are responsible to control the flow of energy between battery, grid, and load. Malfunctioning of them can decrease the efficiency of the power plant and may lead to catastrophic failure and shut down in the power system. Fig. 1.1 depicts a central inverter which is used in a solar power system. Each inverter consists of several switches that can fail to short-circuit or open-circuit faults. In this thesis, a FDI method is proposed to allocate switch faults in a three-phase VSI. The method is extended for the MLIs. After the faulty switch is detected, the switching patterns are reconfigured to tolerate the faulty condition and to prevent the propagation of the fault to the other components of the MLI.

Section 1.1 gives a brief introduction about power electronic inverters. Common faults in the inverters are described in Section 1.2. Section 1.3 discusses the motivation of doing FDI for power electronic inverters. Section 1.4 describes the problem formulation. The contributions of this thesis are stated in Section 1.5. Section 1.6 describes the organization of the thesis.

1.1 Power Electronic Inverters

In general, power electronic converters are classified into four groups as demonstrated in Fig. 1.2;
1. Dc–dc converters such as level shifters are used to maintain the amplitude of a dc source like a battery.

2. Dc/AC converters generate ac waveform from a dc source. Because their circuit topology looks like an inverted ac–dc converter, they are called inverters. An example of inverters is the ac motor drive in mobile applications which are used to control the frequency and torque in the ac motors.

3. Ac–dc converters, called rectifiers, are used to generate dc from an ac source such as line voltage. Battery chargers and adaptors used for laptops and mobile phones are common examples of ac–dc converters.

4. Ac–ac converters change the frequency of an ac source. Adaptors which generate 50Hz from 60Hz line voltage are an example of ac–ac converters. They are a combination of two cascade ac–dc and dc–ac converters.

In this thesis, a model-based FDI method for diagnosis switch faults in the inverters has been developed.
1.1.1 Basic structure of an Inverter

Figure 1.3 depicts a single-phase HB inverter. This circuit is the basic module of more complicated inverters such as multi-phase MLI. The circuit combines two semiconductor switches, \( Q_1 \) and \( Q_1 \), which are fully controlled through their gates. Based on the operating voltage, current, power, switching speed, temperature, and the other circuit requirements, the switch can be selected from the following semiconductor components used in their saturated region:

- Insulated Gate bipolar transistor (IGBT)
- Gate Turnoff Thyristor (GTO)
- Bipolar Junction Transistor (BJT)
- Metal Oxide Field Effect Transistor (MOSFET)
- Integrated Gate Commutated Thyristor (IGCT)
- Static Induction Transistor (SIT)
- Static Induction Thyristor (SITH)
- MOS Controlled Thyristor (MCT)
The switches are controlled in complementary states, i.e., when $Q_1$ is closed and $Q_2$ is open, $v_\phi = \frac{E}{2}$, and when $Q_1$ is open and $Q_2$ is closed, $v_\phi = -\frac{E}{2}$. Therefore, phase voltage, $V_\phi$, have a rectangular waveform whose width is controlled by gate signals of the switches. In many applications, it is desired to obtain a sinusoidal waveform in the load side using SPWM technique.

1.1.2 Sinusoidal Pulse Width Modulation

There exist several modulation methods that are used to control switches of an inverter to generate desired output waveforms. They are classified into two main groups [2]:

1. High switching frequency PWM (e.g., space vector PWM and sinusoidal PWM)

2. Fundamental switching frequency (e.g., space vector control and selective harmonic elimination)

Their objectives are to reduce THD and maintain desired amplitude and frequency in the generated ac waveform. In this thesis, inverters with SPWM control are considered.

SPWM is one of the most common modulation methods introduced by Schoä̈nung in 1964 [17]. Figure 1.4 illustrates SPWM pulses generated by comparing a triangular carrier waveform, $c(t)$, to a reference modulating signal, $r(t)$, where

$$r(t) = A_r \sin(\omega_r t + \phi),$$  \hspace{1cm} (1.1)
CHAPTER 1. INTRODUCTION

Figure 1.4: Reference, carrier, and PWM Signals.

\[ c(t) = A_c \text{tri}(\omega r t), \]  
\[ (1.2) \]

and,

\[ p(t) = \begin{cases} 
1 & \text{if } A_r > \frac{A_r}{M}, \\
0 & \text{if } A_r \leq \frac{A_r}{M}.
\end{cases} \]  
\[ (1.3) \]

\[ (1.4) \]

In (1.2), \text{tri} is a triangular waveform which will be defined in the next chapter. From [18],

\[ v_\phi(t) = M E \frac{E}{2} \cos(\omega_r t + \phi) + \frac{2E}{\pi} \sum_{\xi=1}^{\infty} J_0 \left( \frac{\xi \pi M}{2} \right) \sin \left( \frac{\xi \pi}{2} \right) \cos(\xi \omega_c t) \]

\[ + \frac{2E}{\pi} \sum_{\xi=1}^{\infty} \sum_{v= \pm 1} \frac{J_v \left( \frac{\xi \pi M}{2} \right)}{\xi} \sin \left( \frac{(v+\xi) \pi}{2} \right) \cos(\xi \omega_r t + v \omega_c t + (\xi + v) \phi) \]  
\[ (1.5) \]

In (1.5), \( v_\phi \) is the phase pole voltage, \( M \) is the modulation index which is defined as the ratio of the reference signal amplitude, \( A_r \), and carrier signal amplitude, \( A_c \), as shown in (1.6)

\[ M = \frac{A_r}{A_c}. \]  
\[ (1.6) \]

The angular frequencies of the reference signal and carrier signal are \( \omega_r \) and \( \omega_c \) respectively, \( \phi \) is the displacement angle between modulating and carrier signal, and \( J \) shows the Bessel functions of the first kind. Thus, the voltage signal contains infinite frequency contents.
The current signal is dependent to the load type and value. In the motor drive application, the load usually acts as a low pass filter. Hence the current waveform contains only the first component of the voltage spectrum. Thus, the current waveform is a sinusoidal signal with frequency $\omega_r$. However, if the load cannot filter the harmonic frequencies well, the current waveform will contain some harmonics. Figure 1.5 shows a pulse shaped voltage of a full bridge inverter and the sinusoidal current after filtering. By increasing the switching frequency, the waveform looks more like a sinusoidal wave, i.e., the THD reduces. With the use of other topologies such as MLIs, low THD can be achieved with a lower switching frequency.

![Figure 1.5: Output pulses before and after filter.](image)

### 1.1.3 Multi-Level Inverters (MLIs)

In 1981 the principle of MLI was proposed [19] to reduce the THD in power inverters by proper phase shifting in multiple cascade unit inverters. Figure 1.6 depicts the schematic of basic MLIs.

The simplest MLI is a 2-level inverter or a HB inverter (Fig. 1.3) which generates two voltage levels in the output. By cascading $N$ single-phase HB inverters, an $n$-level inverter can be achieved where

$$n = N + 1.$$  \hspace{1cm} (1.7)

Nowadays, MLIs are becoming more popular in the solar plants. Because each solar panel can be controlled separately and the efficiency of the whole generation system can be increased. In a MLI lower rate switches can be used to achieve the same
level of voltage in comparison to a single two-level inverter with high rating switches. The multilevel VSIs can reach high levels of voltage and power without the use of transformers which extremely reduce their weight. Hence, they are becoming more popular in mobile applications such as electrical cars and space power systems.

Moreover, by synthesizing a great number of output levels, more sinusoidal output voltage waveforms will be achieved [20] and the THD can be decreased (Fig. 1.7). However, as it can be seen in Table 1.1, as the number of levels increases, the number of required components grows rapidly. Utilizing a large number of components brings
reliability issues to the MLIs and limits their applications. Fault diagnosis of MLIs is a key to solve this limitation and to make the MLIs more reliable for safety critical applications.

## 1.2 Faults in Inverters

Electrolyte capacitors and semiconductor switches are reported to have the most failure rates in the electronic converters [21], [22], [23], [24], [25]. As reported in [26], the VSDs are responsible for 63% of the drive faults in the first year of usage. Approximately 70% of such faults are related to power electronic switches, e.g., short-circuit, open-circuit, and gate-misfiring faults [23], [26].

Power electronic switches are subject to failure due to thermal stress, aging, overloading, over voltage, and over current [27]. The failure may be caused by the electromagnetic spike, electrostatic discharge, unpredicted operational conditions, or transient condition of the system or ambient such as lightning [27]. The high instantaneous power dissipated in the switch increases the semiconductor temperature which is one of the most important roots of switch failure [28]. A switch fault, if not detected, may lead to catastrophic failure and damage the other components of the system.

Short-circuit faults, also known as transistor latch-ups, are one of the most common failures in semiconductor switches [29], [30]. When a short-circuit fault occurs, the switch become closed and remains in the on state regardless to the gate control voltage. The first problem occurring after a short-circuit fault is a very high current flowing in the two switches of one phase leg and the dc source, as soon as the other switch of

<table>
<thead>
<tr>
<th>Converter configuration</th>
<th>DCMC</th>
<th>FCMC</th>
<th>P2MC</th>
<th>CMC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main switching devices</td>
<td>(2(n-1))</td>
<td>(2(n-1))</td>
<td>(n(n-1))</td>
<td>(2(n-1))</td>
</tr>
<tr>
<td>Main diodes</td>
<td>(2(n-1))</td>
<td>(2(n-1))</td>
<td>(n(n-1))</td>
<td>(2(n-1))</td>
</tr>
<tr>
<td>Clamping diodes</td>
<td>((n-1)(n-2))</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Dc bus capacitors</td>
<td>(n-1)</td>
<td>(n-1)</td>
<td>(n-1)</td>
<td>(n-\frac{1}{2})</td>
</tr>
<tr>
<td>Balancing capacitors</td>
<td>0</td>
<td>(\frac{1}{2}(n-1)(n-2))</td>
<td>(\frac{1}{2}(n-1)(n-2))</td>
<td>0</td>
</tr>
<tr>
<td>Total</td>
<td>(n^2+2n-3)</td>
<td>(\frac{1}{2}n^2+8n-8)</td>
<td>(\frac{1}{2}n(n-1))</td>
<td>(\frac{1}{2}(n-1))</td>
</tr>
</tbody>
</table>

Table 1.1: Power component per phase leg required by \(n\)-level inverters [15].
the leg is turned on [28]. These faults can cause severe damages to the battery or the load connected to the inverter. Open-circuit faults generally do not cause shutdown in the VSIs [31], however, they cause unbalance operation in the three-phase system and reduces the efficiency of the three-phase motor and causes failure to the motor drive and the mechanical load connected to it. On the other hand, short-circuit faults can cause an explosion [28] and an expensive down time [32] and must be stopped within a few microseconds [28] by means of a fast FDI method.

1.3 Motivation of FDI for Power Electronic Inverters

Inverters have a vital role in renewable electrical energy systems [33] and electrically driven loads in wind farms, solar plants, automotive, aerospace, marine vessel, and space power systems. Wind mills need frequency converters to generate 50 Hz line voltage. Solar panel plants need dc–ac inverters and dc–dc converters to regulate the output voltage. Inverters have also been used in adjustable speed drives (ASDs) to control the speed of ac motors, by changing the frequency of the ac voltage waveform as shown in Fig. 1.8. About 38% of the faults in ASDs in industry are because of failures in power converters [23], [34].

![Figure 1.8: An inverter connected to an ac motor [4].](image)

To guarantee continuous safe operation of inverters, proper FDI methods are needed to detect the faulty component and propose fault tolerant strategies to extend the circuit
operation in presence of the faults and prevent unwanted shut down in vital systems. FDI is also an important part of PHM and can decrease the maintenance cost of large plants such as offshore wind farms (Fig. 1.9) and distributed solar plants (Fig. 1.10), where the inverters are placed in the areas difficult to access.

Figure 1.9: An offshore wind plant

Figure 1.10: A distributed solar plant

Recently, micro-inverters and MLIs have been introduced to be used in renewable electrical energy systems. With the use of micro-inverters, more efficient maximum power point tracking (MPPT) control for the photo-voltaic (PV) or wind power systems is possible [35]. They take advantage of lower rate, lower cost switches in comparison to conventional inverters. However, the reliability and maintenance of such systems are more difficult comparing to the central inverters, because of high number of
switches they have. Advanced control and integrated diagnosis of the grid converters are the requirements in the renewable electrical generation systems [36]. For example, for one phase leg of a 51-level diode clamped multi-level converter (DCMC), 100 power transistors would be required [37] (Refere to Table 1.1). Hence, for a three-phase 51-level inverter the number of switches increases to 300. As the number of switches increases, the probability of inverter failure grows rapidly, and FDI of them become extremely complicated. FDI of these switches is a bottle neck in growing new generation of solar systems based on MLIs.

Many fault diagnosis approaches have been used in the literature to detect abnormalities in the mechanical and electromechanical systems. However, these approaches cannot be applied directly to FDI for electronic circuits. Some of the challenges in FDI for electronic circuits from measurement limitations and fault nature aspects are listed bellows.

• **Sensor type**: There exist several kinds of measurements for electro-mechanical systems to monitor the system’s behavior. For example, for FDI in a motor, vibration, sound, voltage, current, torque, speed, temperature, and a combination of them can be measured. While for electronic circuits, the information of fault should be extracted from either voltage and/or current.

• **Sensor placement**: Sometimes it is not practical to add extra sensors to the circuit. Also in the modern integrated circuits, there is limited accessibility to circuit nodes [38], [39].

• **Measurement errors**: The tolerance of the circuit elements can be mixed with the fault signatures [38], [39]. The ambient noise and disturbances can also affect the accuracy of the FDI. Some fault signatures may be omitted by the noise cancelers.

• **Degradation**: Analog circuits have a continuum of possible faults [38]. So, it is not possible to define a complete rule-based fault dictionary to map faults to the cause. There always can exist undefined situations and unknown faults.
CHAPTER 1. INTRODUCTION

- **Number of components**: In an electrical circuit, the number of components are much more than the number of components in a mechanical system. So, the number of the candidate fault locations increases and isolation task would be extremely difficult.

- **Propagation time**: The constant time of the fault propagation is very short and fault to failure progress is very fast. Therefore, the fault detection time should be very short to provide enough time for fault management to prevent the failure.

- **Fault root**: The roots of faults in mechanical systems are well known, e.g., friction, temperature, vibration, while in an electrical system it is more complicated and not only the same mechanical roots can cause faults, but also electricity field, magnetic field, electrostatic shock, operation circumstances, and many other phenomenas can change the characteristics of electrical components. The roots of faults differ from circuit to circuit and the topology and design affects the cause-effect relationship.

- **Hybrid behavior**: Voltage and current variables of an analog circuit are continuous while switches have binary states. Therefore, inverters have a combination of discrete and continuous behaviors called hybrid systems. Switches introduce mode changes to the system. The circuit behavior for each mode can be completely different. If the current mode of the system is unknown, the FDI engine can fail. It is not easy to detect the current mode of the system because it is a time-variant nonlinear phenomena affected by the controller, load, and operation conditions.

1.4 Problem Formulation

This thesis aim to solve the FDI problem of VSIs using the minimum number of detectors and maximum FDI speed. To achieve these objective, an FDI method is developed based on the measurement of the pole voltage signals of the VSI. Unlike the existing FDI methods which require the voltage and/or current measurement of each switch in
the inverter, we aim to solve the FDI problem of a VSI with many switches with only one voltage detector per phase leg. In this case, the number of required sensors is reduced and the problem of sensor mounting will be solved.

Reduction of the FDI time is a main objective of this work which is the prerequisite of fault tolerant control. The existing FDI methods are either based on the measurements of the current output that results in a fault detection time in the order of one reference period, or are based on the measurements of voltage/current signals of each switch that need several additional sensors. In this thesis, the number of the required sensors is decreased to only a few pole voltage measurements of the output of the inverter, and in the meantime the fault detection time is decrease to only one switching period which is significantly shorter than a reference period.

The problem of using switching voltage signals for FDI purpose lays behind the time-variant behavior of the SPWM signals. The width of the PWM signals of the pole voltage varies with the frequency and amplitude of the reference signal cause by feedback loop or the operating condition. Also, SPWM signals contain a wide range of frequency contents. It is not possible to model the pole voltage behavior without knowing the details of the feedback loop, operating condition, and other parameters of the system. In this thesis, this problem is solve by developing VSP-based FDI method. The non-equal adjacent switching states are defined and the SPWM signals of the three phases are compared together in a time-free space.

Existence of several identical switches in the multi-phase multi-level inverters makes the FDI of these systems very complicated. The probability based methods fail to address the isolation problem of the faulty switches in the MLIs. In this thesis, an active isolation method is developed that can identify the faulty switches of a multi-phase multi-level inverter with only one voltage detector per phase leg.

Most of the model-based FDI method depends on the detail description of the circuit components. This makes the FDI methods device specific. Such approaches needs tuning and adjustment for each type of switches. In this thesis, the FDI method is developed for a general on–off switch and can be applied for a wide range of switches which are used in their saturation on–off modes.
CHAPTER 1. INTRODUCTION

1.5 Contributions

This thesis has developed a framework for a model-based FDI for faulty switches in VSIs. The concept of VSP-based FDI is proposed and the fault-banned zones are introduced as the fault signatures of the switches. Experimental set-up were built to simulate the switch faults and validate the VSP-based FDI method. Voltage-based fault detection, isolation, and fault tolerant control algorithms were developed for multi-level multi-phase inverters with large number of switches. It is shown that the switch faults are diagnosed successfully with only one voltage detector per phase leg. The fault diagnosis time is less than one switching period which is only limited by the implementation hardware. The main contributions of the thesis are as follow:

1. Modeling VSI based on its switching states: An input–output model of the three-phase inverter is built based on the on–off state of its switches. This model is based on the structure of the inverter and is independent to the type of the switch. It describe the input–output behavior of the inverter in the healthy situation and in presence of short-circuit or open-circuit switch faults.

2. Introduction of non-equal adjacent switching states: The switching states are defined and uniquely assigned to each switching mode of the inverter. It is proven that these states can be uniquely identified based on the digitized values of the phase voltage signals. The voltage signals are sampled with a constant sampling rate, hence, the calculated states have the same constant sampling rate. To extract the non-equal adjacent switching states, only the transitions of the states are considered that result in a sequence of switching states with non-equal adjacent members. Thus, a sequence of data with variable sampling time is achieved. Extraction of non-equal adjacent switching states, cancels out the time-variant behavior of the SPWM voltage signals. To our own advantage, it keeps the information about switches which are reflected in the state transitions and will use in the FDI stage.

3. Introduction of VSP: Dynamic patterns in the voltage space are introduced based on the non-equal adjacent switching states. It is shown that for a three-phase
two-level inverter the VSP constructs a cube in the voltage space. In the faulty situation, the VSP will be disturbed. Hence, by monitoring the VSP for a period of time the faulty switch can be isolated using fault signature sets. In this thesis the VSP is obtained from the digitized quantities of the pole voltages. However, the concept of VSP can be used for the continuous quantities. Since there exists a kind of symmetry in the three-phase quantities, the parameters that affect the three phases identically, do not change the VSP overall shape. For example, if a rise in the ambient temperature occurs, all of the switches reflect identically, hence, a symmetric cubic pattern will be obtained in the voltage space. However, if a temperature rise occurs in only one of the switches the cubic pattern will be distorted. Thus, by monitoring the centroid of the VSP, the incipient switch faults can also be detected. Thus, the VSP can be used for prognosis of the switch faults.

4. Introduction of FBZ: Fault banned zones are defined as the fault feature sets. It is proven that the VSP cannot enter a certain zone of the voltage space in the faulty conditions. These zones are calculated based on the structural model of the inverter. For a three-phase inverter, the fault-banned zones refer to a face of the cubic pattern. Six faces of the cubic pattern allow isolating six different faulty switches. The FBZ is independent to the modulation technique and is a time and frequency independent feature. Thus, the FDI based on the FBZ is very robust to the time variant behavior of the inverter. Also, the FBZs are the same for every type of switches used in the inverter. Therefore, the features are device independent which allow implementation of the VSP-based FDI method for a wide range of inverters without knowing the details of the switch’s type and internal parameters.

5. Determination of FDI window for PWM VSI: For the isolation purpose, the switching states must be monitored for a window of time which is proven to be equal to one period of the PWM carrier signal. In this case, the FDI module needs to know the carrier frequency. However, the carrier frequency can be changed by
the feedback loop and might not be known for the FDI module. In order to make
the FDI system independent of the switching frequency and feedback loop, the
FDI window is defined based on the number of state transitions. The minimum
numbers of required states in the FDT window is determined based on the mod-
ulation technique of the control module. It is proven that the minimum length of
the FDI window is equal to six for a three-phase two level SPWM inverter.

6. Validation through simulation and experiment: Several simulation and experi-
ments were run and the efficiency of the VSP-based FDI method was inves-
tigated. The performance of this method was validated for a three-phase VSI
which was used as the drive of a PMSM motor. It is shown that the disturbances
in the mechanical load of the motor does not affect the FDI result and all of the
six switch faults are isolated quickly. Isolation of open-circuit and short-circuit
faults in a six-switch inverter are investigated and the VSP were derived. The
FDI time is calculated for every experiment.

7. Development of VSP-based FDI algorithm: The VSP-based FDI algorithm was
developed and implemented in MATLAB Simulink. The FBZs are calculated
automatically given the topology of the inverter. The switch faults are isolated
based on the measurements of the phase voltage outputs. The algorithm in-
cludes a digitization state which is a prerequisite to calculate the switching
states. Then the switch transitions are extracted the FDI window is formed.
The FDI algorithm compares a finite number of non-equal adjacent switching
states with the FBZ, and isolates the faulty switch.

8. Design and implementation of a fault simulator set-ups: In order to validate the
VSP-based FDI method, a proper set-up was needed to simulate the switch
faults. Therefore, a three-phase inverter was designed with six main switches
and 12 relays in serial and parallel to the main switches. With this configuration,
all of the open-circuit and short-circuit faults were simulated by opening and
closing the fault insertion relays. So, the abrupt faults were simulated without
damaging the switches. For the safety reasons, the experiments were carried
on with scaled down power quantities. In this set-up the data was gathered with an oscilloscope and was analysed later in the MATLAB Simulink. Thus, the FDI was implemented off-line and the switch faults were diagnosed successfully.

To improve the test-bed, another inverter was designed and implemented as a hardware-in-loop using MATLAB Real-Time Window Target. The SPWM control and VSP-based FDI algorithm were implemented in MATLAB and used as a block in the Simulink. Thus, an on-line control and diagnosis for the designed inverter was possible in this set-up. Nonetheless, the switching frequencies were scaled down because of low performance of Windows for the small sampling times. This set-up is appropriate for examining FDI, prognosis and fault tolerant control algorithms for several types of inverters in a laboratory scale.

9. Modeling multi-level cascade VSIs based on its switching states: The structural model of the three-phase VSI is modified and extended to model \(n\)-level \(m\)-phase cascade inverters. This modeling allows definition of the operating modes based on the switching states for normal and faulty situations.

10. Design for isolability: It is shown how to calculate the proper switching modes of a \(n\)-level \(m\)-phase cascade inverters with \((n - 1) \times m\) switches. The proper modes of the inverter are defined as the modes which allow obtaining all the healthy levels of the inverter in the output, and in the meantime guarantee the isolability of the switch faults. Using the proper modes of the system, the location of the faulty switch out of \(m \times (n - 1)\) switches can be isolated with only one voltage detector per phase.

11. Development of voltage-based FDI for MLIs: An algorithm is developed to define the fault signatures of each switch and to detect and isolate a faulty switch of a \(n\)-level \(m\)-phase cascade inverters. In this method, the faults are diagnosed independently for each phase leg, and the diagnosis time is only \(n \times T_s\) where \(T_s\) is the sampling time of the measurement. This method is validated in MATLAB Simulink for 4-level inverter with 18 switches.
12. Development of FTC algorithm for multi-phase MLIs: After the switch faults were successfully isolated, a fault tolerant control strategy is applied to control the inverter in the faulty condition. The FTC method achieved three results; protecting the other devices of the inverter, reducing the THD of the sinusoidal signal of the fault leg, and balancing the line voltage.

1.6 Organization of the thesis

This chapter gave an introduction to the FDI for power electronic inverters. The basic structure of the VSIs was also described. The rest of the thesis is organized as follows: Chapter 2 describes the model-based FDI techniques which have been applied for power electronic inverters in the literature. Chapter 3 proposes the VSP-based FDI method for diagnosis short-circuit switch faults in a three-phase 2-level inverter with six switches. The method is verified through simulations and experiments. The VSP-based FDI is modified to diagnose open-circuit faults in Chapter 4. FDI results from simulations and experiments for diagnosis open-circuit faults are shown in this chapter. The VSP-based FDI with some modifications for \( n \)-level \( m \)-phase inverters is described in Chapter 5. In Chapter 6 the FDI method has been applied to a 4-level 3-phase inverter and the SPWM switching patterns are changed to maintain minimum THD and maximum balance of the inverter in the presence of the faulty switch. Chapter 7 concludes the thesis and proposes future research directions.
Chapter 2

Literature Review

2.1 Introduction

This chapter reviews the FDI techniques which have been applied to the power electronic inverters.

Table 2.1 gives the terminology in the area of FDI. In [40] the fault and failure are defined with more details. The sequence of the FDI tasks are illustrated in Fig. 2.1.

<table>
<thead>
<tr>
<th>Fault</th>
<th>Physical defect or material damage of an element or system causing a failure [4].</th>
</tr>
</thead>
<tbody>
<tr>
<td>Failure</td>
<td>The state or condition of not meeting a desirable or intended objective [16].</td>
</tr>
<tr>
<td>Fault detection</td>
<td>Determination of faults present in a system [41].</td>
</tr>
<tr>
<td>Fault isolation</td>
<td>Determination of type, location and time of faults [41].</td>
</tr>
<tr>
<td>Fault identification</td>
<td>Determination of size and time-variant behavior of a fault [41].</td>
</tr>
<tr>
<td>Fault diagnosing</td>
<td>Combines fault isolation and fault identification [41].</td>
</tr>
<tr>
<td>Fault detection time</td>
<td>The time interval between fault occurrence and the fault detection.</td>
</tr>
<tr>
<td>Fault tolerance</td>
<td>The ability of a system to continuously operate in present of some faulty components.</td>
</tr>
<tr>
<td>Prognosis</td>
<td>To predict the remaining useful lifetime of the system.</td>
</tr>
</tbody>
</table>

Table 2.1: Terminology in the area of FDI.

When a fault occurs in a system, its performance degrades. Fault detection methods detect the abnormality in the system. Then the fault isolation process try to locate
the faulty component. The fault diagnosis usually contains fault detection, isolation and identification. Failure prognosis determines the remaining useful lifetime (RUL) of the system based on the severity of the fault. Fault tolerant control strategies aim to extend the operation of the system in presence of the faults. The fault isolation is the key toward failure prognosis and FTC. The model based diagnosis and the FDI techniques are described in the following sections.

Figure 2.1: FDI tasks.

2.2 Model-Based Diagnosis

Over the last four decades, a framework for system diagnosis, called model-based diagnosis (MBD), has been developed [42]. In general, MBD is based on comparing system's behavior with some redundancies. As depicted in Fig. 2.2, a domain-independent reasoning engine calculates the diagnoses from the model of faults, model of the system, and the redundancies.

Based on the nature of the system and the available information about it, the system's behavior may be given in the form of partial differential equations (PDEs), state
space equations, fuzzy descriptions, Neural Networks (NNs), look-up tables, if-then rules, input-output transfer functions, or other models. Some of the modeling techniques for power electronic inverters are described in Section 2.3.

The redundancies give more information about the system’s behavior. They may be physical redundancies obtained by observations from sensors which are placed in the input, output, or interior points of the system; On the other hand are analytical redundancies which are usually in the form of extra equations that define the system’s behavior.

If the predefined behavior of the system, which is described by the system’s model, is not consistent with the redundancies, a fault is detected. Knowing the behavior of the faults, the model based engine maps the error to the faults. The reasoning engine can be a rule-based system, a NN, a look-up table, or a fault tree. The feature extraction and fault isolation techniques which have been used for fault diagnosis for power inverters are discussed in Section 2.4 and Section 2.5 respectively.

2.3 Modeling Techniques

"A model is a description of the possible ways a certain system can behave" [43]. Some of the common modeling formalisms are listed bellows [43]:

- Algebraic equations
- Differential equations
• Qualitative differential equations
• Constraints difference equations
• Causal graphs
• Rules
• Logics
• Finite state machines
• Petri nets
• Discrete event models
• Bond graphs

All we expect from the model for the diagnosis purpose, is to decided whether the system’s behavior obeys the defined model or not [43]. The model should preferably contains only information about possible faulty components. Extra information about the system details are not only difficult to obtain, but also can sometimes degrade the FDI result. Therefore, we should select the best diagnostic model of the system. It may be different from the system’s model used for the control purpose. For example, the inverter’s model which is used for control purpose includes snubber capacitance and balance resistors, which both difficult to obtain and inaccurate [44]. Thus we intent to find the simplest model which can describe the system’s behavior in healthy and faulty situations.

2.3.1 Logic

Sometimes it is possible to define the system’s behavior with a set of logic rules. Although logical models are very precise and consistent, they might not be proper for applications in the engineering domains [43]. It may be difficult or impossible to model a circuit behavior with first-order logic.
CHAPTER 2. LITERATURE REVIEW

2.3.2 Quantitative Modeling

Quantitative modeling is the common modeling method used for FDI in power electronics. It requires precise numerical models of the system which may be given in the form of mathematical equations such as:

- Input/output transfer functions
- Partial differential equations (PDEs)
- State space equations
- Differential-algebraic equations (DAEs)

Circuit simulation models in PSPICE and MATLAB relies on PDEs extracted from circuit Kirchhoff equations. They are originally linear continuous equations. Therefore, are not appropriate for physical systems that contain switching operations, which are nonlinear dynamic systems. During switching, the mode of operation may be changed. For example, for a system with n switches, there exist $2^n$ possible operating modes. Thus, $2^n$ sets of equations are needed to represent the system. Continuous behavior of the system in that specific mode is described by each set [45]. For a PWM inverter, the mode of the operation is changed dynamically. Due to unknown mode of operation, it is not possible to use such kind of modeling for diagnosis purpose.

2.3.3 Statistical Modeling

A statistical model is a set of possible observations and their possible probability distributions. The probability of each diagnosis can be predicted using statistical modeling of the system. The conditional probability can be used to determine the failure probability of each component given certain observations and probability of failure of each component. The probability of failure of each component can be achieved from its manufacturer, by observation, or from previous experiences [42]. For example, Fig. 2.3 shows a system with $I = 5$ inputs and $O = 2$ outputs, consisting of $C = 7$ components. The system contains two types of components; adders ($A_1$, $A_2$, and $A_3$), and multipliers ($M_1$, $M_2$, $M_3$, and $M_4$). The system is modeled by the following matrices:
Figure 2.3: A system with seven components under MBD test.

1. System’s model which is described by the connections between components

\[
D = \begin{bmatrix}
1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
\end{bmatrix} I \times (I + C),
\]

that defines the network of the components. If the input of the \(K^{th}\) component of the system is connected to the output of another component or a system input, then corresponding value is set to 1.

2. Input values of the system

\[
I = \begin{bmatrix}
1 & 2 & 1 & 2 \\
\end{bmatrix}_I.
\]

3. Input–output functionality of each component

\[
B = \begin{bmatrix}
1 & 1 & 2 & 2 & 2 \\
\end{bmatrix}_C,
\]

where \(B(K) = 1\) indicates that the \(K^{th}\) component is a multiplier (M), and \(B(K) = 2\) represents an adder (A). Their functionality is defined in the program.
4. Failure probability of each component

\[ P = \begin{bmatrix} 0.01 & 0.01 & 0.01 & 0.01 & 0.005 \end{bmatrix} \]

where the probability of failure for each component can be achieved from the historical data or their data-sheets.

5. Observations which are obtained from sensors in the system

\[ O = \begin{bmatrix} NaN & NaN & NaN & NaN & 10 & 6 \end{bmatrix} \]

where \( O(K) = \text{NaN} \) indicates no sensor is connected to the output of the \( K^{th} \) component.

Given the \( P \), \( O \), and \( C \) matrices the diagnoses can be calculated based on the Bayesian technique as described in Section 2.5.5.

### 2.3.4 Hybrid Bond Graph

Bond graph was first introduced by Henry Paynter in 1960 for modeling dynamic systems [46]. Bond graph is a graphical modeling tool based on the flow of the energy. The basic elements of bond graph are the junctions and arrows. Junction elements are power-conserving elements. Two junction elements are defined in BG; Bonds that are connected to a 1-junction has the same flow and the summation of the efforts of all bond connecting to the same 1-junction is zero. It is dual to a loop in the electrical circuit in the electrical domain and the Kirchhoff’s Voltage Law. On the other hand, the bonds that are connected to a 0-junction have the same effort and the summation their flows is zero. It is dual to a node in the electrical circuit in the electrical domain and the Kirchhoff’s current Law [47]. Table 2.2 shows the effort and flow in the common energy domains.
CHAPTER 2. LITERATURE REVIEW

<table>
<thead>
<tr>
<th>Energy Domain</th>
<th>Effort (e)</th>
<th>Flow (f)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Electrical</td>
<td>Electromotive force</td>
<td>Current</td>
</tr>
<tr>
<td>Mechanical</td>
<td>Translation force</td>
<td>Linear velocity</td>
</tr>
<tr>
<td>Mechanical</td>
<td>Rotation torque</td>
<td>Angular velocity</td>
</tr>
<tr>
<td>Magnetic</td>
<td>Magneto-motive force</td>
<td>Flux rate</td>
</tr>
<tr>
<td>Hydraulic</td>
<td>Pressure</td>
<td>Volumetric flow rate</td>
</tr>
<tr>
<td>Thermal</td>
<td>Temperature</td>
<td>Entropy flow rate</td>
</tr>
</tbody>
</table>

Table 2.2: The effort and flow in the common energy domains [16].

In 1998 hybrid bond graph (HBG) was introduced to model physical dynamic systems with discontinuities. Unlike the BG which was only for the continuous systems, HBG has a switching junction which allows using the energy based model of BG for hybrid systems which has discontinuities [48]. A control junction, indicating by "c" determines if the junction is controlled by an external signal. Hence, a switch can be modeled as a control junction. With the use of switched power junctions all feasible modes of the system are shown at the same time on one graph [45]. The arrows of the bonds show the direction of the flow. Causal strokes indicate whether a specific power variable is the cause or the effect [45] in the causal bond graph.

A unified graphical method of modelling dc-dc converters using bond graphs has been presented in [47] and a few examples were given. This method is applicable to switching mode power converters, in both continuous and discontinuous conduction modes. We have modeled a single-phase HB inverter with HBG as illustrates in Fig. 2.4. Each parallel branch in an electrical circuit is mapped to a 0-junction, and each serial branch is mapped to a 1-junction.

HBG is a useful modeling tool for multi-domain problems. It can model complicated systems which are a combination of mechanical, electrical, magnetic, hydraulic, and thermal systems. However, as it can be seen in Fig. 2.4, $R_{on}$ and $R_{off}$ which are internal resistances of switches in close and open states are required to build the HBG model. Thus, if the switch type changes, the model would be affected. also, the accuracy of the model is affected by the tolerance of the components. The other problem of using HBG models of diagnosis purpose is that the exact model of the
system including the protection circuits, the load, detectors, and whatever exchange energy with the inverter system must be considered in this model.

The HBG model becomes very complicated for inverters with large number of switches. Because each control junction (switch) introduces a binary parameter in the model, and the combination of all switch states compose several modes of operation. For diagnosis purpose, the mode of the operation need to be estimated by a mode tracker which brings more complexity for the systems with unknown mode changes.

(a) Simulink model of a half-bridge inverter. (b) Hybrid bond graph model of a HB inverter.

Figure 2.4: HBG model of a single-phase HB inverter [5].

### 2.4 Feature Extraction Techniques

Feature extraction techniques are used to determine the fault signatures from the observations. Selecting a proper feature can facilitate the diagnosis step and increase the accuracy and speed of it. Different features of a given signal can be selected for the diagnostic purpose. However, for a robust FDI result, the selected feature should be a function of the fault and independent to the rest of parameters in the system.
When the fault parameter is known, the value of that specific parameter can be assumed as the feature of the fault. Parameter estimation methods, described in Section 2.4.1, can directly extract the fault value by estimating the parameter of the fault. In some cases, one or more features of the monitored signal contain the information about a fault. Thus, signal processing methods are applied to extract those specific features either in time domain (Section 2.4.2), frequency domain (Section 2.4.3), or time-frequency domains (Section 2.4.4 and Section 2.4.5). In case of three-phase power electronic systems, all of the three phases can contain the information about the faulty components. In order to reduce the feature domain size coordinate transformations such as Park’s vector and Concordia have been widely used to convert the 3D current space into 2D space (Section 2.4.7). After the coordinate transformation is done, a proper pattern recognition method can be applied to extract the fault’s features of from the transformed pattern in a 2D space [49]. Section 2.4.6 discussed the space vector analysis method which has been used to achieve time-independent features form sinusoidal waveforms.

### 2.4.1 Parameter Estimation

Some of the parameters of the system’s model can be affected by a specific fault. Parameter estimation methods are used to determine those parameters in the form of solving optimization problems. Least square error (LSE) is one of the optimization methods which has been applied in [5] and [50] for diagnosis faults using HBG. This estimation technique is based in global analytical redundancy relations (GARRs), as a set of equations that describe the hybrid system. Equation (2.1) shows the GARRs of the inverter system of Fig. 2.4,

\[
\text{GARRs} = \begin{cases} 
GARR_1 = D_e - V_1 + D_{f1}(g_1R_{on1} + (1 - g_1)R_{off1}) \\
GARR_2 = D_e + V_2 + D_{f2}(g_2R_{on2} + (1 - g_2)R_{off2}) 
\end{cases} \quad (2.1)
\]

In (2.1), \(D_e\) is the effort detector that measures the load voltage. The gate control signals are shown by \(g_1\) and \(g_2\). The dc voltage sources are determined by \(V_1\) and \(V_2\).
The load voltage can also be calculated based on the observations from the other two
detectors $D_{f1}$ and $D_{f2}$ as shown in (2.2).

$$D_e = L \frac{d(D_{f1} + D_{f2})}{dt} + R_L(D_{f1} + D_{f2}),$$  \hspace{1cm} (2.2)

where $L$ is the load inductance and $R_L$ is the load resistance. In this example, it is
assumed that both switches have similar internal resistances, i.e.,

$$R_{on1} = R_{on2} = R_{on}$$

and

$$R_{off1} = R_{off2} = R_{off}.$$

In the healthy situation,

$$GARR_1 = GARR_2 = 0,$$  \hspace{1cm} (2.3)

however, if a fault exists in the system, (2.3) is not valid anymore and the fault can be
identified by minimizing the error function of (2.4),

$$\text{Error}^2 = GARR_{1}^2 + GARR_{2}^2.$$  \hspace{1cm} (2.4)

The isolability and detectability of this method are discussed in [5]. If the num-
ber of detectors is less than the number of unknown parameters, a pseudo inverse
matrix must be used to solve the problem. In this case, the LSE solution will be ob-
tained. However, the LSE is not always the best solution for an FDI problem. For
example, when several types of components parameters in a circuit are being esti-
mated, the acceptable diagnostic error for a special expensive component, must be
very small comparing to the regular components. LSE can also lead to multiple solu-
tions. Choosing the initial value for solving the LSE problem as an iterative method is
also an important problem which may cause long convergence time [5].

The method proposed in [50], gives all the GARRs equal weights in the error func-
tion, which can cause inaccuracy in parameter estimation for power electronic circuits.
The parameters of an electronic circuit may differ in values for more than three or-
ders of magnitude. For example, a resistor may be in the range $K\Omega$ while an inductor
value is of the order of $\mu$H. Therefore, when applying the LSE for minimizing the error function, the effect of the inductor might be neglected [5]. Thus, some kinds of normalizations are necessary to improve this method. However, for the hybrid systems such as inverters, it is not possible to do normalization without knowing the operating mode of the system.

2.4.2 Time Domain Analysis

In this analyzing method, the values of measured parameters are compared to some references in the time domain. Comparison of the ac voltage and its PWM reference in the time domain is reported in [51] to detect open-circuit damage in voltage-fed PWM motor drive system. The resulting fault detection is quite fast (one-fourth of a period). However, it requires access to the PWM control unit, since the reference signal cannot be defined as a fixed function. For the inverter as a time-variant dynamic system, the PWM reference signal is not constant and can be changed by the load variations or the feedback loop. It is more common to use the features from current waveform rather than voltage in for FDI for power electronic systems, because unlike the voltage switching waveform, the current (in healthy condition) is sinusoidal and it is possible to use its time-invariant features.

In [52], the polarity and value of the dc offset of the phase current were used as the FDI feature and a fault detection time equal to five cycles was reported. The average value of the current was also reported as a fault detection feature but without the isolation capability [34]. In [53] the switch open-circuit faults were detected based on near-zero value of output current and the ratio of the average phase current, and the average magnitude thereof was used for fault isolation. For extracting fault’s features based on the current waveform, at least one cycle of the current waveform is required and it leads to a quite long fault detection time [34].

In [54], the entropy of the current signals and the magnitude of phase voltages after filter were used as switches fault’s features. Entropy can capture the faulty behavior of the inverter in the form of an unstructured signal [54]. However, because different faults may have equal entropy value in the current waveform, the faults may not be
isolable and more measurement points are needed to achieve isolabality. Moreover, the current waveforms will change if the fault occurrence time or if load parameter changes, so the FDI result is not robust.

2.4.3 Frequency Analysis

Frequency analysis is a common technique for analyzing periodic signals. Fast Fourier transform (FFT) is used to extract frequency contents of the monitored signal. It is assumed that each fault will lead to a specific sideband frequency [55] or will change the magnitude of some specific harmonics [3], [56]. Therefore, by mapping the frequency changes to the faults, the diagnosis step is conducted. Frequency analysis has been widely used to diagnose motor faults by monitoring current signals. For example, Fig. 2.5 shows the normalized line-current spectra for healthy and short-circuited turn faults in a motor [6].

Feature extraction based on frequency analysis has some limitations. Not all the faults change the frequency spectrum of the measured signal uniquely. For example, two switches may have the same sideband frequencies. Moreover, this method can only extract features from a periodic signals. At least one period of the measured signal is required to extract the frequency contents. Thus, the fault detection time is at least one cycles. For example, for a 50 Hz inverter, the fault detection time is more than 20 ms.

Although the feature is independent to the time, it is dependent to the frequency. If the carrier frequency of the PWM waveform, or the output frequency of the current change by feedback loop or operating conditions, the features also change. FFT is also computationally expensive. This method is also based on the superposition assumption; each signal can be decomposed as summation of sinusoidal signals with different amplitudes and phases. For non-sinusoidal signals, the frequency spectrum is continuous and for limited signals, the frequency spectrum is unlimited. Thus, FFT is not proper for analyzing the signals with sharp edges like PWM signal. Because the pulse-shaped signals have a continuous and unlimited frequency spectrum. Therefore, it is difficult to extract accurate features from the frequency spectrum.
(a) Normalised line-current spectra of a motor for healthy condition [6].

(b) Normalised line-current spectra for a motor with short-circuit turn fault [6].

Figure 2.5: Normalized line-current spectra of a motor for healthy and faulty situations [6].

### 2.4.4 Short Fourier Transformation

FFT is based on the assumption of signal periodicity. For non-stationary signals where the frequency contents vary in time, the FFT cannot detect the frequency changes in time. Short Fourier transform analyses a window of the signal and assume the rest of signal is periodic. By moving this window over time, the frequency contents of the signal for different time slots are achieved. According to the Heisenberg-Gabor uncertainty principle, because the time-frequency resolution is constant, determining
the windows length is a problem in this method. An accurate time resolution needs a short window; On the other hand, an accurate frequency resolution needs a long window. However, in the context of diagnosis, this long analysis window introduces extra detection delays [57].

2.4.5 Wavelet Analysis

Real life signals are not periodic. They start at one point in time and end in another time. Sinusoidal signal is not always the best choice for decomposing a given signal. To overcome the limitations of the FFT, the wavelet theory was introduced. The origin of the wavelet is based on the Haar sequence proposed in 1909 by Alfrd Haar. In wavelet theory, any signal can be decomposed as summation of wavelets with different amplitude and scales. The wavelet is an arbitrary non-stationary signal which is selected based on the nature of the original signal. Thus, it is proper for analysing non-periodic non-stationary signals.

The square shape of the Haar wavelet is make it appropriate for analysis of signals that have sudden changes, such as signals obtained from tool failures [58]. In addition to that, the assumption of the stationarity of the signal is not required in the Wavelet transformation. Thus, it is suitable to analyze signals that change over the time [57]. Normalized wavelet coefficients of the phase currents were used in [59] as fault’s features. In [60], the wavelet transform was applied to extract switch open-circuit fault’s features from one cycle of the dc-link current. Discrete wavelet components of normalized current waveforms are used in [61] and [62] as features for switch open-circuit faults in a three-phase VSI.

2.4.6 Space Vector Analysis

The space-vector theory has been developed for analyzing transients occurring in electrical machines. In the space vector theory a three-phase quantity is represented by a single space vector rotating in the complex plane as shown in Fig. 2.6. In this figure, \( \theta_{qr} \) represents phase \( \varphi \) vector at moment of observation \( t \). The amplitude of
vectors $\theta_A, \theta_B, \theta_C$ are equal to the instantaneous values of $i_A, i_B, i_C$ at observation moment $t = 1$, and the phases of $\theta_A, \theta_B, \theta_C$ are equal to $0^\circ, 120^\circ, 240^\circ$ respectively.

Figure 2.6: The space vector representation of three phase currents [7].

For a healthy balanced three-phase quantity, the frequency and amplitude of the space vector is constant. Using the angle and the instantaneous frequency of the space vector, short-circuit fault in the converter diodes can be detected [11]. The complex state vector is a powerful tool in the analysis of ac machines [63]. In [8] and [9], the open-circuit faults in a three-phase VSI are detected using the trajectory of the current space vector. For a fault-free VSI, the current trajectory has a circular pattern as illustrated in Fig. 2.7. The open transistor fault will change the circle pattern into a semicircle (Fig. 2.8). In [8], the circle of the mass of the current space vector

Figure 2.7: Trajectory of current space vector in the no-fault situation [8].
Figure 2.8: Current space patterns for an open-circuit fault in Q\_1 to Q\_6 of a three-phase VSI [8].

Patter is extracted as the fault’s feature. As shown in Fig. 2.9 at least one period of the current signal is required to extract the patterns and the features. This causes at least one cycle delay in the FDI procedure.

Figure 2.9: Experimental output currents and space vector pattern for an open-circuit fault in Q\_3 [9].

35
2.4.7 Coordinate Transformation

Coordinate transformation methods, such as Park, Clark, and Concordia transform, are usually used in three-phase induction motors for describing the three-phase currents in a two-dimensional plane. Equation 2.5 shows how to transform the three phase currents, $i_A$, $i_B$, and $i_C$, to $i_D$, and $i_Q$ [10], [15],

$$
\begin{bmatrix}
    i_D \\
    i_Q
\end{bmatrix} = \begin{bmatrix}
    \sqrt{2}/3 & -1/\sqrt{6} & -1/\sqrt{6} \\
    0 & 1/\sqrt{2} & 1/\sqrt{2}
\end{bmatrix} \begin{bmatrix}
    i_C \\
    i_B \\
    i_C
\end{bmatrix}.
$$

Looking to the data points in a non-time dependent frame can make the interpretation of faults easier [15]. A healthy three-phase inverter is determined by a circle in the DQ frame. A fault in the inverter can be shown by a distortion in the circle. Pattern recognition techniques reduce the computational complexity [10]. Fig. 2.10 shows the Concordia patterns for an open-circuit fault in a three-phase VSI relating to a particular switch ($Q_1$ to $Q_6$).

![Concordia patterns for an open-circuit fault in a three-phase VSI in Q1 to Q6](image)

Figure 2.10: The Concordia patterns for an open-circuit fault in a three-phase VSI in $Q_1$ to $Q_6$ [10].

Current Park’s vector pattern were used in [64] to detect open phase and stator voltage unbalance faults. The properties of the trajectories of the mean DQ current vector such as magnitude and phase have been also used by [65], [64], and [44] to address switch faults in three-phase VSIs.
In [11], the angle transitions of the current space vector have been used as open diode fault's features in a three-phase rectifier. Figure 2.11 illustrates the DQ pattern of the current which has the characteristic form of a normal hexagon. The angle starts from 30° and decreases up to 330° with steps of 60° during commutation [11]. In every vertex only two diodes are conducting. During the open diode faults, the vertices of the faulty switch will be omitted and the hexagon will be changed to a trapezoidal shape [11]. Thus, by tracking the hexagon position, the faulty diode will be isolated.

Figure 2.11: Current space vector locus in the no-fault operation [11].

Figure 2.12 compares the Park's vector patterns for various frequencies from simulations and experiment [12]. When the frequency decreases from 50 Hz to 10 Hz, the trajectory is stretched and shifted. The major drawback of these methods is being load dependent and frequency dependent. Hence, its performance in the closed loop, where the frequency is changing by the feedback, will not be effective.

In 1998 a geometric modeling for m-leg inverters were proposed [66] to overcome the limitations of DQ transformation for m-leg inverters. The trajectory matrices were derived to illustrate a 4-phase inverter in a 2-dimensional plane. However, it has not yet been used for FDI purpose.
CHAPTER 2. LITERATURE REVIEW

(a) Simulation at 6.8 $A_{\text{rms}}$

(b) Measurement at 7 $A_{\text{rms}}$.

Figure 2.12: Ac currents of the inverter in Park’s Vector frame for various frequencies; 10 Hz (top), 20 Hz, 25 Hz, 30 Hz, 40 Hz, 50 Hz (bottom) [12].

2.5 FDI Techniques

FDI techniques aim to map the features to the faults. Regardless to the feature extraction technique, different methods can be used for FDI. In this section, the FDI techniques which have been applied for VSIs in the literature are described.

2.5.1 Limit Checking

Limit checking is one of the preliminary methods used for fault detection. In this method, the amplitude of the output signal is compared with some thresholds. If the minimum or maximum of the signal exceed the predefined threshold, a fault is detected. Sometimes the trend of the signal (derivative) is also compared with some thresholds. For example, the fault detection method proposed in [13] for a cascade MLIs is based on limit checking method. As illustrated in Fig. 2.13, the rms value of sinusoidal voltage, $E_{\text{out}}$ is compared to a threshold voltage $E'$. If the output voltage fall bellow the predefined threshold value, $E'$, a short-circuit fault is detected. In this method, the fault detection time is around one cycle of the reference signal (50 Hz output) which is around 20 ms. Moreover, the exact faulty switch was not isolated and only the faulty module was located.

38
Chapter 2. Literature Review

Figure 2.13: STATCOM filtered output voltage and threshold value [13].

Setting a proper threshold value is a challenge in the limit checking methods. Especially when dealing with dynamic systems, the threshold is not constant and in some cases it is not possible to define it accurately. Moreover, some of the faults do not change the minimum or maximum of the signal, or different faults affect the signal amplitude identically. Therefore, it is not possible to differentiate between the faults.

2.5.2 Rule Based Expert Systems

Given faults and symptoms in all possible fault scenarios, a case based reasoning (CBR) engine maps the observed symptoms to the faults. Usually, a database memorizes the fault conditions. For example, Table 2.3 illustrates the features to faults relationships in the HB VSI of Fig. 2.4. This table is extracted based on the fact that the state of the two switches in an inverter leg are complementary. Figure 2.14 depicts the overall procedure of the FDI applied to the HB inverter, and the simulation results are shown in Fig. 2.15. A short-circuit fault is inserted in the $Q_1$ by closing fault insertion switch at $t=0.06s$. The load current is depicted in Fig. 2.15d. Figures 2.15a and 2.15b illustrate parameter values of $Q_1$, $\hat{g}_1$, and $\hat{g}_2$ respectively which are estimated from the system equations (see 2.4.1). After the short-circuit fault has occurred, $\hat{g}_1$ is stick to 1, which means that a short-circuit fault has occurred in $Q_1$. 39
CHAPTER 2. LITERATURE REVIEW

Table 2.3: Diagnostic table [5]

<table>
<thead>
<tr>
<th>( g_1 )</th>
<th>( g_2 )</th>
<th>Diagnosis</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>open-circuit fault</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>No fault</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>short-circuit fault</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>No fault</td>
</tr>
</tbody>
</table>

Figure 2.14: The procedure of model-based FDI applied to the inverter [5].

2.5.3 Fuzzy Logic

When the number of the system components of the features of the faults increase, the database become very large. The rule base expert systems can reduce the database size by defining a rule to map a category of faults to the symptoms. Logic rules as well as fuzzy rules can be defined for fault conditions. The human knowledge and skill can be defined as qualitative rules in fuzzy systems.

The rule-based method need complete knowledge about the system to build a reliable database. They have no learning capabilities, thus, it often has difficulties in dealing with novel faults [67]. In the real applications, the fault conditions may deviate from the defined rule-based database leading to false diagnosis. Fuzzy systems can solve this problem to some extends [60], however, membership functions if not defined properly, can increase the false diagnoses.

2.5.4 Neural Network (NN)

When the feature to fault relations are complicated and cannot be achieved by a few linear equations, a NN can be designed to capture these non-linear relationships. The NN is trained based on the available feature to fault information. NNs have been
CHAPTER 2. LITERATURE REVIEW

(a) Estimated state of $g_1$.

(b) Estimated state of $g_2$.

(c) Diagnosis result.

(d) Load current.

Figure 2.15: Diagnosis of a short-circuit fault in $Q_1$ of the single-phase HB inverter [5].

applied for three-phase VSI to detect and isolate multiple open-circuit and short-circuit faults [67], [54].

To train a NN, several runs of the system under faulty and healthy conditions are needed. Naturally, the faults can occur at anytime instance, and it is not feasible to train the NN for all fault scenarios for all possible fault occurrence times. Also, for any new fault scenario that did not happened before, the system needs to be retrained. For example, if the inverter’s load or the dc input voltage change, the data driven based FDI system needs to be trained again. The accuracy of NNs depends to the accuracy of the data which was used in the training step [44].
2.5.5 Bayesian Networks

The Bayesian FDI aims to find the probability of each diagnosis given the system’s model and the failure probability of each component. We investigated Bayesian FDI approach to construct an algorithm for finding the probability of diagnoses of the system illustrated in Fig. 2.3 [14]. This algorithm resulted in the probability value of each possible diagnosis. Multiple dependent and independent faults were considered. The most probable diagnoses are shown in Fig. 2.16.

<table>
<thead>
<tr>
<th>M1</th>
<th>M2</th>
<th>M3</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
<th>M4</th>
<th>Probability</th>
</tr>
</thead>
<tbody>
<tr>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>0.8758</td>
</tr>
<tr>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>0.0178</td>
</tr>
<tr>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>0.0178</td>
</tr>
<tr>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>0.0039</td>
</tr>
<tr>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>0.0039</td>
</tr>
<tr>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>0.0039</td>
</tr>
<tr>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>broken</td>
<td>0.0039</td>
</tr>
<tr>
<td>ok</td>
<td>broken</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>broken</td>
<td>ok</td>
<td>0.0039</td>
</tr>
<tr>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>ok</td>
<td>broken</td>
<td>broken</td>
<td>broken</td>
<td>0.0044</td>
</tr>
</tbody>
</table>

Figure 2.16: Diagnoses calculated by the Bayesian algorithm [14].

Bayesian Networks with learning capability are reported in [68]. They learn knowledge dynamically from previous sample, which made the diagnosis system be self-adaptive [69]. Bayesian Network is proper to diagnose systematically repeating failing mechanisms [70]. However, the diagnoses are not deterministic and it is always based on the probabilities. In most cases a no-fault scenario can have the most probable diagnosis, or several diagnosis with the same probability [4]. The Bayesian approach has some limitations which make it inappropriate for FDI for power electronic inverters:

1. The prior probabilities of failures of each component is needed as an input of the MBD reasoning engine.
2. When the number of components increases, more observation points are needed to achieve an accurate diagnosis. This method can propose more measurement points to increase the diagnosis accuracy. However, it needs more sensors and detectors.

3. Switching converters are dynamic systems in which the structure of the system changes with time. Thus, the probabilities of the diagnoses change with time and it is not possible to judge the system health based on the probabilities of the diagnoses without knowing the operating mode of the system.

4. Power electronic inverters consist of several identical switches with the same probability of failure. Thus, the statistical methods result in similar diagnoses probability for all switches. To isolate the faulty switch, more observation points need to be added to the system. This requires high number of detectors and higher implementation cost.

2.5.6 Qualitative Bond Graph

In Section 2.3.4 the HBG was described as a modeling method. The causal assignments in the bond graph model can be used for fault diagnosis purpose. Thus, a temporal causal graph (TCG) can be obtained from the bond graph model. The procedure contains assigning causal path and tracing them. The TCG and Qualitative based FDI is described in details in [71] and [72]. Hypotheses of the faults are generated with the TCG and the existing error between measurements and the model. In this model, deviations from normal behavior are in a qualitative form, i.e., -, +, 0 for below, above, and within normal range respectively. By mapping the measurements onto the TCG and propagating backward, the fault hypotheses are formed [73].

Qualitative FDI methods do not require precise numerical models [73] and therefore, they are more robust to the noise and modeling errors. However, they cannot determine the fault magnitude accurately.
CHAPTER 2. LITERATURE REVIEW

Table 2.5: Comparison of FDI methods.

<table>
<thead>
<tr>
<th>FDI method</th>
<th>Complexity</th>
<th>Accuracy</th>
<th>Robustness</th>
<th>Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Limit checking</td>
<td>Simple</td>
<td>Good</td>
<td>Poor</td>
<td>Good</td>
</tr>
<tr>
<td>Rule Based</td>
<td>Moderate</td>
<td>Good</td>
<td>Poor</td>
<td>Moderate</td>
</tr>
<tr>
<td>NNs</td>
<td>Complex</td>
<td>Moderate</td>
<td>Good</td>
<td>Low</td>
</tr>
<tr>
<td>Bayesian Networks</td>
<td>Complex</td>
<td>Moderate</td>
<td>Good</td>
<td>Low</td>
</tr>
<tr>
<td>QHBBG</td>
<td>Moderate</td>
<td>Poor</td>
<td>Good</td>
<td>Moderate</td>
</tr>
</tbody>
</table>

2.6 Comparison of the FDI Approaches

Different combinations of feature extraction methods and FDI methods have been applied to the power electronic inverters. Table 2.4 compares the complexity, speed, and implementation effort of the feature extraction methods. A technique with low computational complexity, high speed, and low implementation effort is desired. It is ideal to extract the features by time domain analysis, because it is fast and has low computational and implementation costs. However, if the feature does not show up in the time domain, a transformation or analysis in the other domains is inevitable.

Table 2.4: Comparison of feature extraction methods.

<table>
<thead>
<tr>
<th>Feature extraction method</th>
<th>Complexity</th>
<th>Speed</th>
<th>Implementation effort</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter estimation</td>
<td>High</td>
<td>Fast</td>
<td>Moderate</td>
</tr>
<tr>
<td>Time domain analysis</td>
<td>Low</td>
<td>Fast</td>
<td>Low</td>
</tr>
<tr>
<td>Frequency analysis</td>
<td>High</td>
<td>Slow</td>
<td>High</td>
</tr>
<tr>
<td>Short Fourier transform</td>
<td>High</td>
<td>slow</td>
<td>High</td>
</tr>
<tr>
<td>Wavelet analysis</td>
<td>High</td>
<td>slow</td>
<td>High</td>
</tr>
<tr>
<td>Space vector analysis</td>
<td>Low</td>
<td>Moderate</td>
<td>Low</td>
</tr>
<tr>
<td>Coordinate Transformation</td>
<td>Moderate</td>
<td>Moderate</td>
<td>Low</td>
</tr>
</tbody>
</table>

Table 2.5 compares the complexity, accuracy, robustness, and speed of FDI methods. The speed of a FDI system is particularly important for FTC purpose. The faults in electronic devices can propagate very fast and can lead to catastrophic failures within a few microseconds. Table 2.6 compares fault diagnosis approaches which have been used in the literature for isolating faulty switches in VSIs. These FDI methods necessitate monitoring either phase currents, e.g., [28], [74], [67], [75], [76], [77], [44]...
[78], [79], [80], [81], [75], phase voltages, e.g., [28], [67], [32], [13], [5], switch gate voltage, e.g., [74], [82], motor torque, e.g., [67], or a combination of these signals [83]. Open-circuit FDI methods for other types of converters such as dc-dc converters are reported in [49], [84], [51], [85]. Although placing more detectors can make the FDI algorithm simpler, it adds extra cost and weight to the system. Moreover, it can involve new reliability problems related to the sensors and detector health issues.

In [77], rms value of the wavelet packet decomposition coefficients and the $2^{nd}$ harmonic of dc side current were used to diagnose the switch faults with a look up table. Delpha [76] utilised phase and amplitude of the Concordia current vector. Fault detection time is about one reference frequency in the current-based FDI methods. In [86] open-circuit faults were diagnosed using offset polarity of dc current in more than 3s. In [67] Max, Min, Median, Mean, Standard deviation, and dc component of the power spectrum of phase current, phase voltage, and motor torque were measured and a NN were trained to diagnose the faults in a approximately 20ms. Gilreath [10] utilised Centroid of the current pattern in $\alpha - \beta$ plane and case-based reasoning to isolate the open-circuit faults. In [9], 2.2ms diagnosis time was reported using average absolute values of the three normalised phase currents.

Most of the existing FDI methods analyze sinusoidal output of the inverter. Usually, a few cycles of the inverter sinusoidal output are required for the fault detection purpose. It makes the fault detection time in the order of one period of the main sinusoidal waveform (20 ms), e.g., in [75] and [13]. Modern IGBTs (or MOSFETs) can tolerate current values between 2 – 10 times the nominal current [28]. However, the switch may be destroyed due to the temperature rise induced by the extremely high instantaneous power dissipated in the switch [28]. Therefore, it is ideal to detect a short-circuit fault within one switching period to prevent short-circuit failures caused by two closed serial switches in one phase leg.
### CHAPTER 2. LITERATURE REVIEW

<table>
<thead>
<tr>
<th>FDI time</th>
<th>Fault Type</th>
<th>Fault Feature</th>
<th>Requirements</th>
<th>Feature Extraction Method</th>
<th>Fault Diagnosis Method</th>
<th>Comments</th>
</tr>
</thead>
</table>
| > 3s [86] | Open circuit fault | Offset polarity of dc current | -Phase current | dc filtering and limit checking | Expert system (Look-up-table) | -Needs threshold setting  
- Detection time depends on the parameters of the low pass filter.  
- Assumption of balance phase voltages  
- Assumption of magnetic linearity  
- Assumption of infinite inertia of rotor. |
| < 20ms [67] | Open circuit and short circuit faults | Max, Min, Median, Mean, Standard deviation, and dc component of the power spectrum of V, I, and T | -Phase current, -Phase voltage, -Motor torque | Neural networks | Limit checking and rule-based reasoning | -Training  
- Threshold setting |
| < 20ms [10] | Open circuit faults | Centroid of the current pattern in αβ plane | Phase current | Concordia Transform | Limit checking and case-based reasoning | -Cannot isolate short-circuit faults  
- Load dependent  
- Frequency dependent |
| ≈ 20ms [13] | Short circuit faults | RMS value of all phase filtered Voltages | Three phase Voltage | Filtering and RMS calculating | Limit checking and minimization | -Only can isolate the faulty cell  
- Not the faulty switch  
- Threshold setting |
| < 20ms [75] | Short circuit faults | 2nd and 4th harmonic oscillations of phase currents | Three phase current | Filtering ringing frequency | Look-up table | -Fault isolation is dependent to the circuit parameters and need further works  
- When the number of switches increase, the fault diagnosis become complicated.  
- The switch faults may not be isolable. |
| ≈ 20ms [54] | Open circuit and short circuit faults | Polarity of phase voltage and entropy of phase Voltage and current | Three phase current, and voltage | Entropy calculation | Neural networks | -Training  
- Dependent to fault occurrence time  
- Computational Complexity  
- Load dependent |
| ≈ 2.2ms [9] | Open circuit faults | Average absolute values of the three normalised phase currents | Three phase current | Coordinate transform | Look-up table | -Threshold setting  
- Load dependant |
| ≈ 85µs [87] | Open circuit faults | Average absolute values of the three normalised phase currents | Three phase voltages -Switch control Signals | Coordinate transform | Parameter estimation | -Requires access to the  
- Gate control signals  
- Not scalable to circuit with high number of switches |

Table 2.6: Comparison of FDI time of different approaches for three-phase VSIs.
The methods which are based on analysis of the current signal, e.g. [28], [76], [77], [80], [78], are load dependent. Thus, changing the load can increase the false alarm rate of the diagnostic system. In many situations, the load is not constant and can be changed by user or by environment conditions during the operation. In the real applications such as wind turbines [81], the mechanic load changes randomly which affects the current waveforms. Thus, the current based FDI methods are sensitive to the operating condition and can lead to false alarms while the load changes. Moreover, the fault detection time depends on the time constant of the load [56].

Although the sinusoidal signal is easier than the PWM switching signal to be analyzed, it has some disadvantages for FDI purpose. Filtering the switching signal can eliminate some useful information about switch faults. It can also make some delays. Moreover, the faults can be mistaken by fluctuations of the load or filter parameters. Use of switching signals for detecting IGBT faults in a three-phase VSI is reported in [26], [87], [88], [83]. Karimi [87] has reported a $85\mu s$ detection time and [88] achieved a $0.91\text{ms}$ detection time. In [87], the diagnosis is conducted by comparing the gate control signals to the phase voltage signals. Thus, they require two sensors for each switches. This method is not proper for circuits with high number of switches such as MLI.

2.7 Summary

In this chapter, several FDI methods were reviewed. The most common modeling, feature extraction, and fault isolation methods were studied. The FDI techniques which have been applied to the VSIs to diagnose short-circuit and open-circuit faults were compared. In the next chapter, a FDI method based on the VSPs is presented. With the proposed method, a very fast FDI result can be achieved by analyzing PWM switching waveforms in the voltage space.
Chapter 3

VSP-based FDI for short-circuit faults

3.1 Introduction

In this chapter, the VSP-based FDI (Voltage Space Pattern based Fault Detection and Isolation) method is described. This method is developed to diagnose short-circuit switch faults in the VSIs (Voltage Source Inverters). The pole voltages of each phase of the inverter are monitored and illustrated in the voltage space. The voltage space patterns (VSPs) are then used to isolate the faulty switch. The model of the inverter in the healthy and faulty situations is used to determine the fault signatures. The VSP-based FDI is validated through simulations and experiments for diagnosis of short-circuit faults in a three-phase VSI with six switches.

The theory of VSP-based FDI is described in Section 3.2. The properties of VSP for the SPWM inverters are discussed in Section 3.3. Section 3.4 describes the FDI procedure based on the state transition patterns in the voltage space. The simulation results are illustrated in Section 3.5. The application of VSP-based FDI for diagnosis of short-circuit switch faults for an inverter in a motor drive system is presented in this chapter. Section 3.6 describes the experimental set-up which was designed to validate the VSP-based FDI. The experimental results for diagnosis of short-circuit switch faults in a six-switch inverter are shown in Section 3.7. Section 3.8 proposes some modifications to reduce the diagnosis time. The experimental results from the modified approach are depicted in Section 3.8.1. This chapter is concluded in Section 3.9.
3.2 Theory of VSP-based FDI

In this section, the theory of the VSP-based FDI and its basic concepts are described. This method is based on input–output model of the inverter. Section 3.2.1 describes the modeling of the VSI. Section 3.2.2 defines switching states based on the inverter’s model. In Section 3.2.3 and Section 3.2.4, the state transitions in the voltage space are introduced. Section 3.2.5 introduces the fault-banned zones for short-circuit faults that are used as fault signatures in the voltage space.

3.2.1 Modeling the VSI

This section describes a structural model for the three-phase VSI. Fig. 3.1 illustrates a VSI circuit with six identical switches, \( Q_i \) for \( i = 1 \) to \( 6 \). Gate control signals \( g_i \) control on–off state of \( Q_i \); for \( g_i = 1 \), \( Q_i \) is in the on state and the switch conducts. On the other hand, when \( g_i = 0 \), \( Q_i \) is in the off state, and it does not conduct.

![Figure 3.1: A Three-phase inverter.](image)

Gate signals of two switches of one phase leg are complementary; for example, if \( g_1 = 1 \) then \( g_2 = 0 \) and \( Q_1 \) is closed, resulting in \( v_A = +E_N \); conversely, if \( g_1 = 0 \) then \( g_2 = 1 \) and \( Q_2 \) is closed, resulting in \( v_A = -E_N \), where \( E_N \) is a constant value proportional to the voltage of the dc source. Hence, the output voltage of each phase alternates regularly between two levels of voltage that forms a square wave. A control block determines the pulsewidth of the waveform.

Assume \( R_u \) is the internal resistance of an upper switch of a phase leg, e.g., \( Q_1 \) for \( \phi = A \), and \( R_l \) is the internal resistance of the lower switch of that phase leg, i.e. \( Q_2 \) in
this example. From the circuit equations,

$$v_\phi = \frac{E}{2} \left( \frac{R_l - R_u}{R_l + R_u} \right) = \frac{E}{2} \cdot \frac{1 - \frac{R_u}{R_l}}{1 + \frac{R_u}{R_l}}$$

(3.1)

Let $R_{on}$ and $R_{off}$ be the internal resistances of a healthy switch in the on and off states, and

$$\rho_0 := \frac{R_{on}}{R_{off}}.$$  

(3.2)

The internal resistance of a switch $R_i$ is equal to $R_{on}$ when $g_i = 1$; conversely, $R_i = R_{off}$ when $g_i = 0$, therefore,

$$\frac{R_u}{R_i} = \begin{cases} 
\rho_0, & \text{if } g_u = 1 \text{ and } g_l = 0, \\
\frac{1}{\rho_0}, & \text{if } g_u = 0 \text{ and } g_l = 1.
\end{cases}$$

(3.3)

Replacing $\frac{R_u}{R_i}$ from (3.3) in (3.1)

$$v_\phi = \begin{cases} 
\frac{E}{2} \varepsilon_0, & g_u = 1 \text{ and } g_l = 0 \\
-\frac{E}{2} \varepsilon_0, & g_u = 0 \text{ and } g_l = 1
\end{cases}$$

(3.4)

where

$$\varepsilon_0 := \frac{1 - \rho_0}{1 + \rho_0}.$$  

(3.5)

For a healthy switch,

$$R_{on} << R_{off};$$

(3.6)

thus,

$$\rho_0 \approx 0,$$

(3.7)

and

$$\varepsilon_0 \approx 1.$$  

(3.8)

Let

$$E_N = \frac{E}{2} \varepsilon_0$$

(3.9)

be the absolute value of the phase voltage for the inverter in the no-fault condition. Thus,

$$v(t) := e \cdot D(t)$$

(3.10)
where

\[
v(t) = \begin{bmatrix} v_C(t) & v_B(t) & v_A(t) \end{bmatrix},
\]

(3.11)

\[
e = \begin{bmatrix} E_N & -E_N \end{bmatrix},
\]

(3.12)

and

\[
D(t) := \begin{bmatrix} d_1(t) & d_3(t) & d_5(t) \\
                d_2(t) & d_4(t) & d_6(t) \end{bmatrix}
\]

(3.13)

is a binary matrix representing the dynamic model of the inverter

\[
d_i(t) := \begin{cases} 1 & \text{if } Q_i \text{ is on at time } t, \\
                            0 & \text{if } Q_i \text{ is off at time } t. \end{cases}
\]

(3.14)

### 3.2.2 Switching States

Each switch has two states, on or off. Therefore, for six independent switches, \(2^6\) states can be defined. The gate control signals are generated from the PWM signals, \(p_\Phi\), based on (3.15)–(3.20). Thus, only \(2^3\) states belongs to the no-fault conditions where only one switch per phase leg is on, i.e.,

\[
g_1(t) := p_A(t),
\]

(3.15)

\[
g_2(t) := 1 - p_A(t),
\]

(3.16)

\[
g_3(t) := p_B(t),
\]

(3.17)

\[
g_4(t) := 1 - p_B(t),
\]

(3.18)

\[
g_5(t) := p_C(t),
\]

(3.19)

\[
g_6(t) := 1 - p_C(t).
\]

(3.20)

Table 3.1 shows \(D_s\) for all no-fault switching states, \(s\). Each switching mode results in a set of pole voltages that can be calculated by (3.10).
Table 3.1: Switching states and output phase voltages.

<table>
<thead>
<tr>
<th>s</th>
<th>$D_s$</th>
<th>$v_s$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>$\begin{bmatrix} 0 &amp; 0 &amp; 0 \ 1 &amp; 1 &amp; 1 \end{bmatrix}$</td>
<td>$[-E_N \ -E_N \ -E_N]$</td>
</tr>
<tr>
<td>1</td>
<td>$\begin{bmatrix} 0 &amp; 0 &amp; 1 \ 1 &amp; 1 &amp; 0 \end{bmatrix}$</td>
<td>$[-E_N \ -E_N \ E_N]$</td>
</tr>
<tr>
<td>2</td>
<td>$\begin{bmatrix} 0 &amp; 1 &amp; 0 \ 1 &amp; 0 &amp; 1 \end{bmatrix}$</td>
<td>$[-E_N \ E_N \ -E_N]$</td>
</tr>
<tr>
<td>3</td>
<td>$\begin{bmatrix} 0 &amp; 1 &amp; 1 \ 1 &amp; 0 &amp; 0 \end{bmatrix}$</td>
<td>$[-E_N \ E_N \ E_N]$</td>
</tr>
<tr>
<td>4</td>
<td>$\begin{bmatrix} 1 &amp; 0 &amp; 0 \ 0 &amp; 1 &amp; 1 \end{bmatrix}$</td>
<td>$[E_N \ -E_N \ -E_N]$</td>
</tr>
<tr>
<td>5</td>
<td>$\begin{bmatrix} 1 &amp; 0 &amp; 1 \ 0 &amp; 1 &amp; 0 \end{bmatrix}$</td>
<td>$[E_N \ -E_N \ E_N]$</td>
</tr>
<tr>
<td>6</td>
<td>$\begin{bmatrix} 1 &amp; 1 &amp; 0 \ 0 &amp; 0 &amp; 1 \end{bmatrix}$</td>
<td>$[E_N \ E_N \ -E_N]$</td>
</tr>
<tr>
<td>7</td>
<td>$\begin{bmatrix} 1 &amp; 1 &amp; 1 \ 0 &amp; 0 &amp; 0 \end{bmatrix}$</td>
<td>$[E_N \ E_N \ E_N]$</td>
</tr>
</tbody>
</table>

The switching state of the inverter at a given time $t$ is

$$s(t) := u \cdot b,$$  \hspace{1cm} (3.21)

where

$$b := \begin{bmatrix} 4 & 2 & 1 \end{bmatrix}^T,$$  \hspace{1cm} (3.22)

and

$$u := \begin{bmatrix} 1 & 0 \end{bmatrix} \cdot D(t).$$  \hspace{1cm} (3.23)

In the other word, $s$ is the decimal value of the first row of $D$. By this definition, (3.21) assigns a unique number for each switching state of the inverter. Proposition 3.2.1 proofs this fact.
Proposition 3.2.1. Let \( D = \{ D_s : \forall s \in \mathbb{S} \} \), be the set of all no-fault switching combinations and \( \mathbb{S} \) be the set of no-fault states

\[
\mathbb{S} = \{0, 1, \ldots, 7\}. \tag{3.24}
\]

For every \( \iota, \kappa \in \mathbb{S} \) and \( \iota \neq \kappa \), \( D_\iota \neq D_\kappa \).

Proof. From (3.13), (3.14), and 3.15)–(3.20),

\[
D(t) = \begin{bmatrix} p_C(t) & p_B(t) & p_A(t) \\ 1 - p_C(t) & 1 - p_B(t) & 1 - p_A(t) \end{bmatrix}, \tag{3.25}
\]

and

\[
u(t) = \begin{bmatrix} 1 & 0 \end{bmatrix} \cdot D = \begin{bmatrix} p_C(t) & p_B(t) & p_A(t) \end{bmatrix}. \tag{3.26}
\]

Equation 3.21 gives the binary to decimal conversion of \( u \). Thus, there exists a one-to-one correspondence between \( s \) and \( u \). On the other hand, from (3.25) \( u \) uniquely defines \( D \) for a healthy inverter. Therefore, the switching combination of the inverter \( D \) can be represented uniquely by \( s \) for each switching state. Given the switching state \( s \) the switching combination \( D \) can be determined from (3.25) with \( p_A(t) \), \( p_B(t) \), and \( p_C(t) \) being the first, second, and third digits of a binary number equal to \( s(t) \), i.e.,

\[
p_A(t) = s(t) \mod 2, \tag{3.27}
\]

\[
p_B(t) = \left\lfloor \frac{s(t) \mod 4}{2} \right\rfloor, \tag{3.28}
\]

and

\[
p_C(t) = \left\lfloor \frac{s(t)}{4} \right\rfloor. \tag{3.29}
\]

\( \square \)

3.2.3 Voltage Space

Assume a voltage space consisting of \( v_A(t) \), \( v_B(t) \), and \( v_C(t) \) as its axes and a cube centered at the origin with the side length of \( 2E_N \) (Fig. 3.2).
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.2: Voltage space and the eight normal switching states.

The switching states from Table 3.1 can be mapped to the vertexes of this cube in the voltage space. A state transition is shown by a line in the voltage space.

3.2.4 State Transitions

In this section, the state transition patterns in the voltage space are introduced. Assume the phase voltages are monitored for \( t \leq t_0 \) and the switching states are extracted. Whenever two adjacent switching states are non-equal, a transition occurs. Equation (3.30) defines a sequence of nonequivalent adjacent switching states \( X \) observed for \( t \leq t_0 \)

\[
X(t_0) = \langle s(t_0), s(t_1), s(t_2), \ldots, s(t_n), \ldots \rangle, \quad \text{for } n \in \mathbb{N} \quad (3.30)
\]

where

\[
t_0 > t_1 > t_2 > \cdots > t_n > \cdots \quad (3.31)
\]

and \( t_n \) is every time instance at which the value of the switching state changes, i.e,

\[
s(t_n) \neq s(t_n^-). \quad (3.32)
\]

where \( t^- \) is a time instance very near to \( t \) but less than it.

3.2.5 Fault Banned Zones

Consider a short-circuit fault in a switch of phase leg \( \tilde{\phi} \). Let \( \tilde{R}_{\text{off}} \) and \( \tilde{R}_{\text{on}} \) denote the internal resistances of the faulty switch in the off and on states respectively. In the
faulty situation,
\[ \tilde{R}_{\text{off}} \approx \tilde{R}_{\text{on}} \approx 0. \]  
(3.33)

If the upper switch of the phase leg is faulty,
\[ \tilde{v}_{\phi} = \vec{v}^u, \]  
(3.34)

where
\[ \vec{v}^u = \begin{cases} 
\frac{E}{2} \cdot \epsilon_1 & \text{for } g_u = 1, g_l = 0 \\
\frac{E}{2} \cdot \epsilon_2 & \text{for } g_u = 0, g_l = 1 
\end{cases}, \]  
(3.35)

\[ \epsilon_1 \approx 1, \text{ and } \epsilon_2 \approx 0; \text{ thus,} \]
\[ \vec{v}^u \neq -E_N. \]  
(3.36)

In this situation, the VSP does not appear in the \( \tilde{v}_{\phi} = -E_N \) plane of the voltage space. This plane is associated with four switching states that indicate a face of the cubic pattern in the voltage space. The VSP cannot enter this zone in the presence of the fault; thus, this area is named a fault-banned zone. Six faces of the cubic pattern allow isolating six different faulty switches. On the other hand,
\[ \vec{v} = \vec{v}^l, \]  
(3.37)

if the lower switch of phase \( \tilde{\phi} \) is faulty, where
\[ \vec{v}^l = \begin{cases} 
-\frac{E}{2} \cdot \epsilon_2 & \text{for } g_u = 1, g_l = 0 \\
-\frac{E}{2} \cdot \epsilon_1 & \text{for } g_u = 0, g_l = 1 
\end{cases}. \]  
(3.38)

Thus,
\[ \vec{v}^l \neq +E_N, \]  
(3.39)

and the fault banned zones is in the \( \tilde{v}_{\phi} = +E_N \) plane in the voltage space; thus, the fault-banned zones of upper and lower switches of a phase leg are in the opposite faces of the cubic pattern. For example, Fig. 3.3 illustrates the fault-banned zones for \( Q_1 \) and \( Q_2 \) where \( \phi = A. \)
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.3: Fault-banned zones for a faulty switch in phase A.

The fault-banned zone of \( Q_j \) can be represented by \( F_j \), a set of four switching states that are not achievable in the presence of a fault in \( Q_j \). In (3.21), the switching states were determined based on the state of the upper switches of the inverter, \( u \). Conversely, equation (3.43) calculates \( \tilde{s} \), the switching state based on the on–off states of the lower switches \( l \), where

\[
l := [0 \ 1] \cdot D(t).
\]  

From (3.25),

\[
l = [1 - p_C(\alpha_n) \ 1 - p_B(\alpha_n) \ 1 - p_A(\alpha_n)]
\]

and

\[
u + l = [1 \ 1 \ 1];
\]

thus,

\[
u = [1 \ 1 \ 1] - l,
\]

by applying \( u \) in (3.21)

\[
\tilde{s}(t) := ([1 \ 1 \ 1] - l) \cdot b.
\]

In the no-fault situation, \( \tilde{s}(t) = s(t) \). However, in the presence of a faulty switch \( \tilde{s}(t) \) can be different from \( s(t) \). This difference is used to define fault-banned zones,

\[
F_j := Y_j^u \cup Y_j^l - Y_j^u \cap Y_j^l.
\]
In (3.44), \( Y^u_j \) and \( Y^l_j \) are two sets of all possible \( s(t) \) and \( \overline{s}(t) \) that can be obtained in the presence of a short-circuit fault in \( Q_j \)

\[
Y^u_j = \{ s(t) | d_j(t) = 1, \forall g_i(t) \in \{0, 1\} \}
\]

and

\[
Y^l_j = \{ \overline{s}(t) | d_j(t) = 1, \forall g_i(t) \in \{0, 1\} \}.
\]

### 3.3 Properties of VSP for SPWM Inverter

In this section, it is proven that the following properties exist for the VSP obtained from the pole voltages of a three-phase two-level inverter

- The switching state \( s \) changes whenever one of the PWM signals of a phase leg varies.
- The state transitions occur at the edges of the cube rather than its diagonals;
- The state transitions occur at different time instances within one carrier period.
- For a healthy inverter, six transitions occur within one carrier period.

These properties are concluded based on the working principle of a three-phase SPWM VSI, and will be used in the VSP-based FDI procedure.

#### 3.3.1 Working Principle of a SPWM Three-Phase Inverter

Consider the three-phase two-level inverter of Fig. 3.1. Three PWM signals are required to control its switches. A control block generates SPWM pulses \( p_\varphi(t) \), by comparing a triangular carrier waveform \( c(t) \), to the reference modulating signals, \( r_\varphi(t) \) for \( \varphi = A, B, C \),

\[
p_\varphi(t) := \begin{cases} 
1, & r_\varphi(t) \geq c(t) \\
0, & r_\varphi(t) < c(t)
\end{cases},
\]

(3.45)
where
\[ r_{\phi}(t) := A_r \sin(2\pi F_r t + \phi), \quad (3.46) \]

For a three-phase SPWM inverter, the displacement angle \( \phi = 0, -\frac{2\pi}{3}, \frac{2\pi}{3} \) for \( \phi = A, B, C \) respectively. The carrier signal, with amplitude \( A_c \) and frequency \( F_c \), is
\[ c(t) := \begin{cases} 
4A_c (F_c t - k - \frac{1}{4}), & \text{if } k T_c \leq t < (k + \frac{1}{2}) T_c \\
-4A_c (F_c t - k - \frac{3}{4}), & \text{if } (k + \frac{1}{2}) T_c \leq t < (k + 1) T_c 
\end{cases} \]
where \( k = \lfloor \frac{t}{T_c} \rfloor \). (3.47)

In (5.18), \( T_c \) and \( T_r \) are the periods of \( c(t) \) and \( r_{\phi}(t) \) respectively. The frequency–modulation ratio, \( N \), is chosen as a multiple integer of three to ensure elimination of the dominant harmonics and perfect symmetry in the three-phase outputs [1], [89], thus,
\[ N := \frac{F_c}{F_r} = \frac{T_r}{T_c} = 3m_1, \quad m_1 \in \mathbb{N}^+. \]
The amplitude–modulation ratio or the modulation index \( M \) is less than one for the power electronic applications when the over–modulation is avoided, hence,
\[ M := \frac{A_r}{A_c} \quad 0 < M < 1. \quad (3.48) \]

Figure 3.4 illustrates the concept of SPWM modulation. In this figure, \( M = 0.8 \) and \( F_r = 60 \text{Hz} \) are chosen as the typical power inverter application. Typically \( F_c \) in the 1 to 20 kHz range are applied [13]; however, in this figure, \( F_c \) is reduced to 540 Hz for better illustration purpose. The gate control signals and the resulting phase voltages \( v_A, v_B, \) and \( v_C \) are shown in Fig. 3.5 and Fig. 3.6 for a no-fault situation.

### 3.3.2 Mathematical Proofs

Considering the working principle of the SPWM VSI, in the following propositions it is proven that the state transitions occur at the edges of the cube (rather than its diagonals); Proposition 3.3.1 shows that the switching state \( s \) changes whenever one of the PWM signals of a phase leg varies, and Proposition 3.3.2 proves that the phase changes occur at different time instances within one carrier period \( (T_c) \).
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.4: Reference, carrier, and PWM Signals, $M = 0.8$, $F_r = 60$Hz, and $F_c = 540$Hz.

**Proposition 3.3.1.** Assume the value of $p_A$, $p_B$, and $p_C$ changes at $t = \alpha$, $t = \beta$, and $t = \gamma$ respectively,

$$p_\phi(t_n) \neq p_\phi(t_n^-) \iff s(t_n) \neq s(t_n^-).$$

**Proof.** Denote

$$t_n = \begin{cases} 
\alpha_n & \text{if } p_A(t_n) \neq p_A(t_n^-), \\
\beta_n & \text{if } p_B(t_n) \neq p_B(t_n^-), \\
\gamma_n & \text{if } p_C(t_n) \neq p_C(t_n^-).
\end{cases}$$

If

$$p_A(\alpha_n) \neq p_A(\alpha_n^-),$$

then

$$p_A(\alpha_n) = 1 - p_A(\alpha_n^-) \quad \text{for } p_\phi(t) \in \{0, 1\}. \quad (3.49)$$

From (3.25),

$$D(\alpha_n) = \begin{bmatrix} 
p_C(\alpha_n) & p_B(\alpha_n) & p_A(\alpha_n) \\
1 - p_C(\alpha_n) & 1 - p_B(\alpha_n) & 1 - p_A(\alpha_n)
\end{bmatrix}$$

$$= \begin{bmatrix} 
p_C(\alpha_n^-) & p_B(\alpha_n^-) & 1 - p_A(\alpha_n^-) \\
1 - p_C(\alpha_n^-) & 1 - p_B(\alpha_n^-) & p_A(\alpha_n^-)
\end{bmatrix}. \quad (3.51)$$

Applying $D(\alpha_n)$ in (3.21),

$$s(\alpha_n) = 4p_C(\alpha_n^-) + 2p_B(\alpha_n^-) + 1 - p_A(\alpha_n^-).$$
On the other hand,\

\[ s(\alpha_n^-) = 4p_C(\alpha_n^-) + 2p_B(\alpha_n^-) + p_A(\alpha_n^-). \] (3.52)

Thus,

\[ s(\alpha_n) - s(\alpha_n^-) = 1 - 2p_A(\alpha_n^-), \] (3.53)

and since

\[ p_A(\alpha_n^-) \in \{0, 1\}, \] (3.54)

\[ s(\alpha_n) - s(\alpha_n^-) \neq 0 \Rightarrow s(\alpha_n) \neq s(\alpha_n^-). \] (3.55)
Similarly, it can be proven that

\[
\text{if } p_A(\beta_n) \neq p_A(\beta_n^-) \Leftrightarrow s(\beta_n) \neq s(\beta_n^-), \quad (3.56)
\]

and

\[
\text{if } p_A(\gamma_n) \neq p_A(\gamma_n^-) \Leftrightarrow s(\gamma_n) \neq s(\gamma_n^-). \quad (3.57)
\]

The result shows a change in the switching state \(s(t)\) happens whenever one of the \(p_A(t), p_B(t),\) or \(p_C(t)\) changes. \(\square\)

**Proposition 3.3.2.** Assume that \(W(t_0)\) is a subsequence of \(X(t_0)\) as described in (3.30) with the length of \(w\) such that \(t_0 - t_w < T_c\).

For \(w = 6, t_0 - t_w < T_c\) and the changes of the PWM signals \((p_A, p_B, p_C)\) occur at different time instances \(\alpha_{n_1}, \beta_{n_2},\) and \(\gamma_{n_3}\), where \(n_1 \neq n_2 \neq n_3,\) and \(\min\{n_1, n_2, n_3\} \geq 0,\)

and \(\max\{n_1, n_2, n_3\} \leq w, i.e.,\)

\[
p_A(\alpha_{n_1}) \neq p_A(\alpha_{n_1}^-), p_B(\alpha_{n_1}) = p_B(\alpha_{n_1}^-), p_C(\alpha_{n_1}) = p_C(\alpha_{n_1}^-), \quad (3.58)
\]

\[
p_A(\beta_{n_2}) = p_A(\beta_{n_2}^-), p_B(\beta_{n_2}) \neq p_B(\beta_{n_2}^-), p_C(\beta_{n_2}) = p_C(\beta_{n_2}^-), \quad (3.59)
\]

and

\[
p_A(\gamma_{n_3}) = p_A(\gamma_{n_3}^-), p_B(\gamma_{n_3}) = p_B(\gamma_{n_3}^-), p_C(\gamma_{n_3}) \neq p_C(\gamma_{n_3}). \quad (3.60)
\]
Proof. Let define \( \tau(q) := \{t|\frac{3}{2}T_c \leq t < \frac{q+1}{2}T_c \} \) for \( q \in \mathbb{Z} \). If the theorem is true, there exist \( \alpha_{n_1}, \beta_{n_2}, \) and \( \gamma_{n_3} \) in \( \tau(q) \), such that \( \alpha_{n_1} \neq \beta_{n_2}, \alpha_{n_1} \neq \gamma_{n_3}, \) and \( \beta_{n_2} \neq \gamma_{n_3} \). From Proposition 3.3.1 if \( s(t_n) \neq s(t_n^-) \), then \( p_{\phi}(t_n) \neq p_{\phi}(t_n^-) \) and from (3.45)

\[
r_{\phi}(t_n) = c(t_n).
\]

(3.61)

Let \( q = \lfloor \frac{2t_n}{T_c} \rfloor \); thus, from (5.18),

\[
c(t) = \begin{cases} 
4A_c(F_c t - k - \frac{1}{4}), & \text{for } q = 2k \\
-4A_c(F_c t - k - \frac{3}{4}), & \text{for } q = 2k + 1
\end{cases}
\]

(3.62)

Let assume \( q = 2k \). Applying (3.3), and (3.62) in (3.61)

\[
A_r \sin(2\pi F_r t_n + \phi) - 4A_c(F_c t_n - k - \frac{1}{4}) = 0,
\]

(3.63)

\[
M \sin(2\pi F_r t_n + \phi) = 4(F_c t_n - k - \frac{1}{4}).
\]

(3.64)

Let

\[
\chi_{\phi} := \sin(2\pi F_r t_n + \phi).
\]

(3.65)

Applying \( \chi_{\phi} \) in (3.64),

\[
M \chi_{\phi} = 4(F_c t_n - k - \frac{1}{4})
\]

(3.66)

hence,

\[
t_n = T_c(\frac{1}{4} + k + \frac{M \chi_{\phi}}{4}).
\]

(3.67)

From (3.65),

\[
-1 \leq \chi_{\phi} \leq 1,
\]

(3.68)

and consequently,

\[
kT_c < t_n < (\frac{1}{2} + k)T_c;
\]

(3.69)

thus,

\[
2k < \frac{2t_n}{T_c} < 2k + 1,
\]

(3.70)

and \( q = \lfloor \frac{2t_n}{T_c} \rfloor = 2k \). The result proves the existence of \( \alpha_{n_1}, \beta_{n_1}, \gamma_{n_1} \) for even \( q = \lfloor \frac{2t_n}{T_c} \rfloor \).

Similar proof can be used for the odd \( q = 2k + 1 \). So, for every \( t_0 \geq \tau(q') \) there exists an integer \( q = q' - 1 \) where \( q' = \lfloor \frac{2t_0}{T_c} \rfloor - 1 \) such that \( \{\alpha_{n_1}, \beta_{n_2}, \gamma_{n_3}\} \in \tau(q) \).
Now, it is shown $\alpha_{n_1} \neq \beta_{n_2} \neq \gamma_{n_3}$. From (3.67),

$$\alpha_{n_1} = T_c \left( \frac{1}{4} + k + \frac{M \chi}{4} \right),$$

(3.71)

$$\beta_{n_2} = T_c \left( \frac{1}{4} + k + \frac{M \chi}{4} \right),$$

(3.72)

and

$$\gamma_{n_3} = T_c \left( \frac{1}{4} + k + \frac{M \chi}{4} \right).$$

(3.73)

If $\alpha_{n_1}$ were equal to $\beta_{n_2}$, from (3.71) and (3.72)

$$\chi_b = \chi_a.$$ 

(3.74)

Replacing $\chi_{\Phi}$ from (3.65) yields

$$\sin(2\pi F_r \alpha_{n_1}) = \sin(2\pi F_r \alpha_{n_1} - \frac{2\pi}{3}).$$

(3.75)

Solving the above equation gives

$$\alpha_{n_1} = \frac{6m_2 + 5}{12F_r}, \quad m_2 \in \mathbb{Z}.$$ 

(3.76)

Now it is shown that $\alpha_{n_1}$ is not an acceptable solution. From (3.71),

$$M = \frac{4F_c \alpha_{n_1} - 4k - 1}{\sin(2\pi F_r \alpha_{n_1})},$$

(3.77)

by replacing $\alpha_{n_1}$ from (3.76),

$$M = \frac{F_r (6m_2 + 5) - 4k - 1}{\sin(\frac{5\pi}{6} + m_2 \pi)}. $$

(3.78)

From (3.48), $\frac{F_r}{3F_r} = m_1$; thus,

$$M = \frac{6m_2 m_1 + 5m_1 - 4k - 1}{(-1)^{m_2} \sin \left( \frac{5\pi}{6} \right)} = (-1)^{m_2} (12m_2m_1 + 10m_1 - 8k - 2).$$

(3.79)

Equation (3.79) forces $M$ to be an integer value which contradicts the assumption, so it is forced to conclude that $\alpha_{n_1} \neq \beta_{n_2}$.

Similarly, $\alpha_{n_1} = \gamma_{n_3}$ results in

$$\alpha_{n_1} = \frac{6m_3 + 1}{12F_r}, m_3 \in \mathbb{Z}.$$ 

(3.80)
Applying \( \alpha n_1 \) in (3.77)

\[
M = \frac{\frac{N}{3}(6m_3 + 1) - 4k - 1}{\sin\left(\frac{\pi}{6}m_3\pi\right)} = \frac{6m_1m_3 + m_1 - 4k - 1}{(-1)^m_3\sin\left(\frac{\pi}{6}\right)}
\]

\[
= (-1)^m_3(12m_1m_3 + 2m_1 - 8k - 2). \quad (3.81)
\]

\[\Rightarrow M \in \mathbb{Z}\]

Also, \( \beta n_2 = \gamma n_3 \) results in

\[
\beta n_2 = \frac{2m_4 + 1}{4F_r}, \quad m_4 \in \mathbb{Z}. \quad (3.82)
\]

From (3.72),

\[
M = \frac{4F_c\beta n_2 - 4k - 1}{\sin(2\pi F_r \alpha n_1 - \frac{2\pi}{3})}. \quad (3.83)
\]

Applying \( \beta n_2 \) from (3.82) in (3.83),

\[
M = \frac{\frac{F_c}{F_r}(2m_2 + 1) - 4k - 1}{\sin(-\frac{\pi}{6} + m_4\pi)} = \frac{6m_4m_1 + 3m_1 - 4k - 1}{(-1)^m_4\sin\left(\frac{\pi}{6}\right)}
\]

\[
= (-1)^{1+m_4}(12m_4m_1 + 6m_1 - 8k - 2). \quad (3.84)
\]

\[\Rightarrow M \in \mathbb{Z}\]

(3.85)

The results show \( M \) is an integer which is inconsistent with the assumption

\[0 < M < 1. \quad (3.86)\]

Therefore, it is concluded that \( \alpha n_1 \neq \beta n_2, \alpha n_1 \neq \gamma n_3, \) and \( \beta n_2 \neq \gamma n_3 \) exist in \( \tau(q) \).

Therefore, \( W(t_0) \) for \( t_0 \in \tau(q + 1) \) and \( t_w \in \tau(q - 1) \) includes \( \tau(q) \). It means within \( t_0 - t_w < T_c \) all \( \alpha n_1, \beta n_2, \gamma n_3 \in \tau(q) \) can be observed. Since only three states change within \( \tau(q) \)

\[
\lfloor \frac{n_1}{3} \rfloor = \lfloor \frac{n_2}{3} \rfloor = \lfloor \frac{n_3}{3} \rfloor = q \quad (3.87)
\]

and the minimum \( w \) that certainly includes \( \tau(q) \) is

\[w_{\text{min}} = 6. \quad (3.88)\]
Proposition 3.3.3. If $v_A$ is monitored for a time span such as $W(t_0)$ where $\alpha^-$ and $\alpha$ belong to $W(t_0)$, then both levels of voltage, $\pm E_N$, will be observed. The same condition exists for the other two phases:

\[
\{v_A(\alpha^-), v_A(\alpha)\} = \{-E_N, E_N\},
\]

\[
\{v_B(\beta), v_B(\beta^-)\} = \{E_N, -E_N\},
\]

and

\[
\{v_C(\gamma), v_C(\gamma^-)\} = \{E_N, -E_N\}.
\]

Proof. Let $\varphi = A$, applying $D(\alpha_n)$ from (3.51) in (3.10) yields

\[
v(\alpha_n) = e \cdot D(\alpha_n) = [E_N, -E_N] \begin{bmatrix}
    p_C(\alpha_n^-) & p_B(\alpha_n^-) & 1 - p_A(\alpha_n^-) \\
    1 - p_C(\alpha_n^-) & 1 - p_B(\alpha_n^-) & p_A(\alpha_n^-)
\end{bmatrix} = [v_C(\alpha_n^-), v_B(\alpha_n^-), -v_A(\alpha_n^-)].
\]

From (3.10)

\[
v(\alpha_n) = [v_C(\alpha_n^-), v_B(\alpha_n^-), v_A(\alpha_n^-)].
\]

Squaring both sides yields

\[
v_A(\alpha_n) = -v_A(\alpha_n^-).
\]

Thus,

\[
v_A(\alpha_n) = \begin{cases} E_N, & \text{if } v_A(\alpha_n^-) = -E \\
- E_N, & \text{if } v_A(\alpha_n^-) = E
\end{cases}
\]

Similar proofs can be done for $\varphi = B$, and $\varphi = C$. Thus,

\[
\{v_A(\alpha), v_A(\alpha^-)\} = \{E_N, -E_N\},
\]

\[
\{v_B(\beta), v_B(\beta^-)\} = \{E_N, -E_N\},
\]

and

\[
\{v_C(\gamma), v_C(\gamma^-)\} = \{E_N, -E_N\}.
\]

\[\Box\]
As a result of Proposition 3.3.3, if just one of the voltage levels is observed in a window of time containing $\alpha$, $\beta$, or $\gamma$, then a fault in detected in phase A, B, or C. In this situation, some switching states cannot be observed that can be indicated by a fault-banned zone in the VSP. From (3.88), the minimum length of the observation window is equal to six. Therefore, by monitoring six consequent non-adjacent switching states and comparing them to the predefined fault-banned zones, the fault can be detected and the faulty switch can be isolated.

### 3.4 Procedure of VSP-based FDI

In this section, a fault diagnosis algorithm is proposed for unknown switching frequencies; where access to the control signals is not possible or the switching frequency changes by the feedback loop. Suppose that the system is healthy at time $t_0$ and a fault occurs at $t_f > t_0$. The objective is to detect and isolate the faulty switch at time $t_e > t_f$ given the switching states. The process contains four stages; extracting switching states, initialization, fault detection, and fault isolation.

#### 3.4.1 Extracting Switching States

Fault diagnosis process starts by monitoring three-phase voltages and extracting the corresponding switching states. Let

$$
\mathbf{v}(t) = [v_C(t), v_B(t), v_A(t)]
$$

be the vector of observed voltages from the detectors. A threshold span $\varepsilon_m$ in the neighborhood of each normal voltage level $E_N$ is defined, and the monitored voltage vector in this neighborhood is mapped to a known $\mathbf{v}_s$. The neighborhood of $\mathbf{v}_s$ is defined as

$$
\mathbf{h}_s = \mathbf{v}_s \cdot \text{diag}(\varepsilon_C, \varepsilon_B, \varepsilon_A),
$$

where $\varepsilon_\varphi$ for $\varphi = A, B, C$ is the distance between $\mathbf{v}_s$ and $\mathbf{h}_s$ in each direction of the voltage space. Equation (3.97) defines a set of all voltages in the neighborhood of $\mathbf{v}_s$ within a distance of $\varepsilon_m$ in each direction of the voltage space.

$$
H_s =: \{\mathbf{h}_s | \forall 1 - \varepsilon_m \leq \varepsilon_\varphi < 1 + \varepsilon_m\}
$$
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Threshold value $\varepsilon_m$ is selected such that both levels of voltage in the faulty situation, $v^u$ and $v^l$, are isolable, e.g., $\varepsilon_m = 0.25$. This threshold should be big enough to cancel out the effect of the noise, disturbance, and component tolerances as well as the on-state voltage drop in the IGBTs. The threshold value can automatically be adjusted by monitoring the healthy system for a few periods if required.

From Proposition 3.2.1 and (3.10), there exists a one-to-one correspondence between $v_s$ and $s$. Thus, any observed voltage vector $v(t)$ can be mapped to a known state $\kappa \in \mathbb{S}$, where $\mathbb{S}$ is as defined in (3.24), as shown in (3.98)

$$s(t) := \begin{cases} 
\kappa, & \text{if } v(t) \in H_\kappa \\
 s(t^-), & \text{otherwise} 
\end{cases}.$$  \hspace{1cm} (3.98)

### 3.4.2 Initialization

Let

$$W(t_0) = \langle s(t_0), s(t_1), s(t_2), \ldots, s(t_5) \rangle = \langle w_1, w_2, \ldots, w_6 \rangle$$  \hspace{1cm} (3.99)

be a subsequence of non-equal adjacent switching states. The sequence $W(t_0)$ contains $\alpha_{n_1}$, $\beta_{n_2}$ and $\gamma_{n_3}$ in a random order, therefore, $W(t_0)$ is shown as a sequence of sets

$$W(t_0) = \langle S'_q_{q_0+1}, S_{q_0}, S'_{q_0-1} \rangle,$$  \hspace{1cm} (3.100)

where

$$S_q = \{s(\alpha_{n_1}), s(\beta_{n_2}), s(\gamma_{n_3})\},$$  \hspace{1cm} (3.101)

$$q = \lfloor \frac{n_1}{3} \rfloor = \lfloor \frac{n_2}{3} \rfloor = \lfloor \frac{n_3}{3} \rfloor,$$  \hspace{1cm} (3.102)

$$S'_q \subset S_q,$$  \hspace{1cm} (3.103)

$$|S'_{q_0+1}| = \psi,$$  \hspace{1cm} (3.104)

and

$$t_\psi = \max \{\alpha_{n_1}, \beta_{n_2}, \gamma_{n_3} \}.$$  \hspace{1cm} (3.105)
To find $\psi$, three consequent states that contain changes of all three phases, i.e., $S_q$ should be found. Let $\oplus$ be the XOR operator which is applied to the binary value of $s(t)$. From the state definition,

$$p_A(\alpha_{n_1}) \neq p_A(\alpha_{n_1}^-) \Rightarrow s(\alpha_{n_1}) \oplus s(\alpha_{n_1}^-) = 1,$$

(3.106)

$$p_B(\beta_{n_2}) \neq p_B(\beta_{n_2}^-) \Rightarrow s(\beta_{n_2}) \oplus s(\beta_{n_2}^-) = 2,$$

(3.107)

$$p_C(\gamma_{n_3}) \neq p_C(\gamma_{n_3}^-) \Rightarrow s(\gamma_{n_3}) \oplus s(\gamma_{n_3}^-) = 4.$$

(3.108)

Therefore, there exists a subsequence of $W(t_0)$ such that

$$\{w_\psi \oplus w_{\psi+1}, w_{\psi+1} \oplus w_{\psi+2}, w_{\psi+2} \oplus w_{\psi+3}\} = \{1, 2, 4\},$$

where $1 \leq \psi \leq 3$. The initialization stage will be accomplished by finding $\psi$.

### 3.4.3 Fault Detection

After the initialization stage, the system is being monitored for more new states. Let

$$\lambda = \psi + 3\theta$$

(3.109)

and

$$U(t_{\lambda-\eta}) = \langle x_{\lambda-\eta}, \ldots, x_{\lambda-1}, x_{\lambda}\rangle, \quad 1 \leq \eta \leq 3.$$  

(3.110)

Whenever a new state is detected, the fault detection test is carried on. Let

$$\hat{U}(\eta) = x_{\lambda-\eta} \oplus x_{\lambda-\eta+1}.$$  

(3.111)

A fault is detected if

$$\hat{U}(\eta) \notin \{1, 2, 4\}.$$  

(3.112)

or

$$\hat{U}(\eta) = \hat{U}(\eta - 1).$$  

(3.113)

If a fault is detected, the fault occurrence time is

$$t_{\lambda-\theta} < t_f < t_{\lambda-\eta}$$

(3.114)

which is less that one carrier period. However, if

$$\{x_{\lambda-3} \oplus x_{\lambda-2}, x_{\lambda-2} \oplus x_{\lambda-1}, x_{\lambda-1} \oplus x_{\lambda}\} = \{1, 2, 4\}$$

(3.115)

no fault is detected. Thus, $\theta$ is increased by one, and the fault detection test will be continued by restarting $\eta$. If a fault is detected, the fault isolation stage will be run.
3.4.4 Fault Isolation

Based on what was described in Section 3.4.3, if the phase voltages are monitored for a period of $T_c$, the value of all phase voltages will definitely change from one level to another one. Therefore, the VSP will not remain inside one face of the cubic pattern for $t_w = t_0 - T_c$. Thus, if none of the monitored states was a subset of $F_j$, as defined in Section 3.2.5, $Q_j$ is diagnosed as the faulty switch. All fault-banned zones are calculated in Table 3.2 for a short-circuit fault in $Q_j$ where $j = 1$ to 6. For the isolation purpose, the intersection of

$$W(t_e) = \langle x_{\lambda-2}, x_{\lambda-1}, \ldots, x_{\lambda+3} \rangle$$

(3.116)

and each fault-banned zone is calculated. If

$$W(t_e) \cap F_j = \emptyset$$

(3.117)

then $Q_j$ is isolated as the faulty switch. Fig. 3.7 illustrates the fault isolation in the voltage space for all six switches. After the fault occurs, the pattern cannot enter the fault-banned zone of the faulty switch.

<table>
<thead>
<tr>
<th>Short-circuit fault location ($Q_j$)</th>
<th>Fault-banned zone ($F_j$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_1$</td>
<td>${0, 2, 4, 6}$</td>
</tr>
<tr>
<td>$Q_2$</td>
<td>${1, 3, 5, 7}$</td>
</tr>
<tr>
<td>$Q_3$</td>
<td>${0, 1, 4, 5}$</td>
</tr>
<tr>
<td>$Q_4$</td>
<td>${2, 3, 6, 7}$</td>
</tr>
<tr>
<td>$Q_5$</td>
<td>${0, 1, 2, 3}$</td>
</tr>
<tr>
<td>$Q_6$</td>
<td>${4, 5, 6, 7}$</td>
</tr>
</tbody>
</table>
3.5 Simulations

To evaluate the performance of the VSP-based FDI method, a three-phase two-level VSI with six power switches is modeled using MATLAB SimPowerSystems as shown in Fig. 3.8. In this figure, $Q_1, Q_2, \ldots, Q_6$ implements an ideal IGBT, Gto, or MOSFET and anti-parallel diode. In this model, all six switches are similar, and the internal resistance of each switch is $R_{on} = 1\, \text{m}\Omega$, and $R_{off} = 100\, \text{K}\Omega$ in on and off states respectively.

In order to simulate the short-circuit faults, a circuit breaker with internal resistance $R_f = 1\, \text{m}\Omega$ was added in parallel to each switch. In the normal situation, $F_1$ to $F_6$ of Fig. 3.8 are low; thus, SW1 to SW6 are open. The fault simulator block inserts a short-circuit fault in $Q_j$ by closing the parallel switch at $t = t_f$. For example, if $F_1=1$ then SW1 is closed which simulates a short-circuit fault in $Q_1$. This model covers
short-circuit faults caused either by gate-misfiring, or damaging of internal diode, or drain-source junction. Only single faults are considered in the simulations. Fig. 3.9 depicts the FDI system in MATLAB Simulink.

3.5.1 Sampling Time

In this model, three voltage detectors monitor the phase voltages as shown in Fig. 3.8. The sampling period should be chosen so that all changes in the voltage signals are detectable,

\[ T_s < \frac{P_m}{2}. \]  

(3.118)

where \( P_m \) is the minimum pulse width of the voltage signal. The minimum pulse width occurs at the peak of the reference signal; thus,

\[ \frac{P_m}{T_c} = \frac{1 - M}{2}. \]  

(3.119)
hence,
\[ P_m = \frac{1 - M}{2} T_c. \]  
(3.120)

Thus, considering the Nyquist-Shannon sampling theorem, the following condition should be considered for selecting a proper sampling time,
\[ T_s < \frac{1 - M}{4} T_c. \]  
(3.121)

### 3.5.2 Results

Fig. 3.10 illustrates the simulation results for diagnosis of a short-circuit fault which occurs at \( t_f = 9ms \) in Q1. In this experiment \( F_r = 60Hz, F_c = 900Hz, \) and \( M = 0.8 \) and \( M = 0.8 \) and

![Figure 3.10: Fault diagnosis result of a short-circuit fault in Q1.](image)

the output of the inverter is connected to a three-phase grounded Y-connected series RL load. The load is selected such that its time constant is selected as
\[ \tau_L = \frac{L}{R} = \frac{1}{3F_r} \]  
(3.122)

to satisfy (3.48). In this model, \( R = 1\Omega \) and \( L = 5.6mH \) for all three phases, and \( E = 400 \). In this figure, \( i_A, i_B, \) and \( i_C \) represents the current signals of phases A, B, and C respectively. The current signal is illustrated in order to show the effect of the switch fault in the load. However, the current is not used for the FDI purpose.
Fig. 3.11 shows the switching state pattern in the voltage space. After the fault occurs the pattern does not appear on a face of the cube determined by $v_0, v_2, v_4,$ and $v_6$. Comparing to the fault-banned zones of Table 3.2, $Q_1$ is isolated as the faulty switch. The last diagram of Fig. 3.10 shows the diagnosis result, $j = 0$ represents the no-fault situation and $j = 1$ indicates the existence of a fault in $Q_1$. In this example, the fault is detected in $t_d = 392.5 \mu s$ which is equal to 35% of $T_c$. The simulation results verify the proposed method in all cases.

The maximum fault detection time is proportional to the carrier period. Therefore, for higher carrier frequencies, the fault detection time is lower. In the theory, an infinite sampling frequency was assumed. However, in the simulations, the sampling period is limited. Therefore, in some instances where $\alpha - \beta < T_s$ (or $\beta - \gamma < T_s$, or $\alpha - \gamma < T_s$), the difference between $\alpha$ and $\beta$ (or $\beta$ and $\gamma$, or $\alpha$ and $\gamma$) is not detectable, and two phase voltages can change at the same time which results in a diagonal transition in the voltage space. This transitions can cause false alarms. In order to prevent this false alarms, the fault detection procedure is skipped and fault isolation task is continually running. If $j \neq 0$ a fault is detected. Although this modification can increase the maximum fault detection time, no false alarm will be detected.
3.5.3 FDI For Motor Drive

In the following experiments, the three-phase inverter is connected to a PMSM as shown in Fig. 3.12. The stator windings are connected in Wye to an internal neutral point. The three-phase machine has trapezoidal back EMF waveform with a round rotor. The motor parameters are shown in Table 3.3. Rotor flux position when theta = 0 is 90 degree behind phase A axis. The mechanical torque is implemented at t = 10 ms in the form of a step with final value of $T_m = 3N.m$.

![Simulink model of a three-phase motor drive feeding a permanent magnet synchronous motor with IGBT fault simulator and fault diagnosis modules.](image)

Table 3.3: Parameters of the motor used in the simulations.

<table>
<thead>
<tr>
<th>Motor Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stator phase resistance $R_s$</td>
<td>2.8750 Ω</td>
</tr>
<tr>
<td>Stator phase inductance $L_s$</td>
<td>$8.5e-3$ H</td>
</tr>
<tr>
<td>Flux linkage established by magnets</td>
<td>0.175 V.s</td>
</tr>
<tr>
<td>Back EMF flat area</td>
<td>120°</td>
</tr>
<tr>
<td>Inertia</td>
<td>$0.8e-3$ Kg.m²</td>
</tr>
<tr>
<td>viscous damping</td>
<td>$1e-3$ N.m.s</td>
</tr>
<tr>
<td>static friction</td>
<td>4 N.m</td>
</tr>
<tr>
<td>Initial conditions $\omega_m$</td>
<td>0 rad/s</td>
</tr>
<tr>
<td>$\theta_m$</td>
<td>0°</td>
</tr>
</tbody>
</table>

A short-circuit fault (SCF) is inserted in $Q_1$, the upper switch of phase A of the motor drive, at $t_f = 47$ ms. As it can be seen in Fig. 3.13, the stator current exceeds its nominal value. In the meantime, the rotor speed fluctuates and even the rotation direction changes (Fig. 3.14). In this condition, motor experiences a high electromagnetic
force (Fig. 3.15). Therefore, a single short-circuit fault in the motor drive, can cause catastrophic damages to the motor and the mechanical load connected to it within a few milliseconds.

Figure 3.13: Stator currents with a short-circuit fault in Q₁.

Figure 3.14: Rotor speed with a short-circuit fault in Q₁.

Figure 3.15: Electromagnetic torque with a short-circuit fault in Q₁.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

In Figures 3.16 and 3.17 the fault diagnosis algorithm is applied and the short-circuit faults in Q₁ and Q₂ are diagnosed within a few microseconds. In these figures, \( j \) indicates the location of the faulty switch (Q₁) and \( j = 0 \) indicates no-fault situation. Table 3.4 summarizes the fault diagnosis time gained in the simulations. For all six tests, the fault is inserted at \( t_f \), the sampling time is set to \( T_s = 2.5\mu s \), and the switching period is \( T_c \approx 50\mu s \). All switch faults were diagnosed successfully in \( 65\mu s \) on average.

Figure 3.16: Phase voltages and voltage state with a short-circuit fault occurs in Q₁.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.17: Phase voltages and voltage state with a short-circuit fault occurs in Q₂.

Table 3.4: Summary of the fault diagnosis time gained in the simulations. The fault is inserted in two different time instances.

<table>
<thead>
<tr>
<th>Fault insertion time</th>
<th>tᵣ = 52.0ms</th>
<th>tᵣ = 47.0ms</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Fault location</strong></td>
<td><strong>FDI time (\mu s)</strong></td>
<td><strong>FDI time (\mu s)</strong></td>
</tr>
<tr>
<td>Q₁</td>
<td>42.5</td>
<td>67.5</td>
</tr>
<tr>
<td>Q₂</td>
<td>92.5</td>
<td>67.5</td>
</tr>
<tr>
<td>Q₃</td>
<td>72.5</td>
<td>50.0</td>
</tr>
<tr>
<td>Q₄</td>
<td>22.5</td>
<td>75.0</td>
</tr>
<tr>
<td>Q₅</td>
<td>55.0</td>
<td>40.0</td>
</tr>
<tr>
<td>Q₆</td>
<td>77.5</td>
<td>90.0</td>
</tr>
<tr>
<td><strong>Average FDI time</strong></td>
<td><strong>60.4</strong></td>
<td><strong>65.0</strong></td>
</tr>
</tbody>
</table>
3.6 Experimental Set-up

To verify the VSP-based FDI an experimental test-bed was designed and implemented. The test-bed includes a three-phase two-level VSI with six switches. The MOSFET switches IRF620 (Appendix A) were selected as the main switches. The switches could be chosen from a wide variety of controllable power electronic switches which are using in their saturation modes. A IR2130 driver IC was used as an interface between the control and power boards. The data-sheet and application-note of the driver IC is attached in Appendices B and C. Figure 3.18 illustrates the schematic of the implemented circuit.

![Schematic of the implemented three-phase two-level inverter with IR2130 driver.](image-url)

Figure 3.18: Schematic of the implemented three-phase two-level inverter with IR2130 driver.
The switches were controlled by a SPWM digitized controller. The controller was implemented as a Simulink block in Matlab as shown in Fig. 3.19. Six gate control signals were then delivered to the inverter switches through NI PCI6025e I–O card. The sampling time was selected $T_s = 4.6296 - 4s$, Matlab could not perform well for the smaller sampling times. Thus, the carrier frequency was reduced accordingly and the experiments were done with $F_r = 7.5Hz$, $F_c = 45.0003 Hz$, $T_c = 0.0222s$, and $T_r = 0.1333s$.

Figure 3.19: SPWM control block for generating six gate signals.

Fig. 3.20 illustrates the SPWM control signals in the no-fault situation. In the upper diagram, the sinusoidal reference signal and the carrier signals are shown. The other three diagrams show the PWM signals of each phase leg. The gate control signals are then generated based on the PWM signals as shown in Fig. 3.21.
Figure 3.20: SPWM control signals in no-fault situation.

Figure 3.21: Gate control signals in no-fault situation.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

For the FDI purpose, the phase voltages are needed. Thus, the pole voltage signals of the three phases were measured using the same NI PCI6025e I–O card. The inputs are set in the differential mode. In this mode, the input can accept bidirectional voltage values in ±10V range. Thus, the dc sources are set to 5V to ensure safety and protection for the I–O card. An amplifier needs to be added in the input of the NI PCI6025e if voltages out of this range are to be measured. Fig. 3.22 shows the Simulink model of the SPWM control, fault insertion, and diagnosis.

The outputs of the SPWM controller were connected to a fault insertion block. The fault location, $j$, fault type, and the fault insertion time, $t_i$ was defined by the user. The fault was inserted as a gate-misfiring fault at the desired time instance defined by the user. Thus,

$$G_j(t > t_j) = 1.$$  \hspace{1cm} (3.123)

The Fault Diagnosis block implements the VSP-based FDI algorithm to derive the non-equal adjacent switching states and diagnose the short-circuit faults. Hence, on-line control and diagnosis for a real inverter circuit was possible with this set-up.

Figure 3.22: Implementation of the FDI block and the inverter as Hardware-In-Loop in Simulink.
3.7 Experimental Results

Fig. 3.23 illustrates the FDI results for diagnosis of a short-circuit fault in Q₁. As shown in Fig. 3.23a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_1 \) is short circuited at \( t_f = 0.5s \). However, the effect of fault shows itself when \( Q_2 \) turns on at \( t = 0.51s \). In this situation, \( v_A \) cannot reach -5V. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., \( W = \{1,5,7,3,1,3\} \). As it can be seen in Fig. 3.23b, the left face of the cube is not touched by the members of \( W \). From Table. 3.2, it can be seen that this face of cube determines the FBZ of \( Q_1 \). Hence, \( J = 1 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
W \cap F_1 = \{1,5,7,3,1,3\} \cap \{0,2,4,6\} = \{\} = \emptyset, \\
W \cap F_2 = \{1,5,7,3,1,3\} \cap \{1,3,5,7\} = \{1,3,5,7\} \neq \emptyset, \\
W \cap F_3 = \{1,5,7,3,1,3\} \cap \{0,1,4,5\} = \{1,5\} \neq \emptyset, \\
W \cap F_4 = \{1,5,7,3,1,3\} \cap \{2,3,6,7\} = \{3,7\} \neq \emptyset, \\
W \cap F_5 = \{1,5,7,3,1,3\} \cap \{0,1,2,3\} = \{1,3\} \neq \emptyset, \\
W \cap F_6 = \{1,5,7,3,1,3\} \cap \{4,5,6,7\} = \{5\} \neq \emptyset, \\
W \cap F_j = \emptyset \implies j = 1. 
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.23a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 70.83% of \( T_c \).
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.23: Experimental results of on-line diagnosis of a SCF in Q₁ with 8 states.
Fig. 3.24 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_2$. As shown in Fig. 3.24a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_2$ is short circuited at $t_f = 0.5$, and the effect of fault shows itself instantly because at this moment $Q_1$ was on. It this situation, $v_A$ cannot stay at $+5V$ and $v_A \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., $W = \{0, 2, 6, 2, 0, 2\}$. As it can be seen in Fig. 3.24b, the right face of the cube is not touched by the members of $W$. From Table. 3.2, it can be seen that this face of cube determines the FBZ of $Q_2$. Hence, $J = 2$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\[
W \cap F_1 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 2, 4, 6\} = \{0, 2, 6\} \neq \emptyset, \quad (3.131)
\]

\[
W \cap F_2 = \{0, 2, 6, 2, 0, 2\} \cap \{1, 3, 5, 7\} = \emptyset, \quad (3.132)
\]

\[
W \cap F_3 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 4, 5\} = \{0\} \neq \emptyset, \quad (3.133)
\]

\[
W \cap F_4 = \{0, 2, 6, 2, 0, 2\} \cap \{2, 3, 6, 7\} = \{2, 6\} \neq \emptyset, \quad (3.134)
\]

\[
W \cap F_5 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 2, 3\} = \{0, 2\} \neq \emptyset, \quad (3.135)
\]

\[
W \cap F_6 = \{0, 2, 6, 2, 0, 2\} \cap \{4, 5, 6, 7\} = \{6\} \neq \emptyset, \quad (3.136)
\]

\[
W \cap F_j = \emptyset \implies j = 2. \quad (3.137)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.24a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 158.33% of $T_c$. 

84
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.24: Experimental results of on-line diagnosis of a SCF in Q₂ with 8 states.
Fig. 3.25 illustrates the FDI results for diagnosis of a short-circuit fault in Q_3. As shown in Fig. 3.25a, \(v_A, v_B,\) and \(v_C,\) fluctuates between \(v \approx \pm 5V\) for \(t < 0.5s.\) In this experiment, \(Q_3\) is short circuited at \(t_f = 0.5,\) and the effect of fault shows itself as \(v_B \approx 0.\) The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., \(W = \{7,3,2,3,7,3\}.\) As it can be seen in Fig. 3.25b, the front face of the cube is not touched by the members of \(W.\) From Table. 3.2, it can be seen that this face of cube determines the FBZ of \(Q_3.\) Hence, \(J = 3\) is diagnosed by comparing \(W\) to the FBZs, i.e.,

\[
W \cap F_1 = \{7,3,2,3,7,3\} \cap \{0,2,4,6\} = \{2\} \neq \emptyset, \quad (3.138)
\]
\[
W \cap F_2 = \{7,3,2,3,7,3\} \cap \{1,3,5,7\} = \{3,7\} \neq \emptyset, \quad (3.139)
\]
\[
W \cap F_3 = \{7,3,2,3,7,3\} \cap \{0,1,4,5\} = \emptyset, \quad (3.140)
\]
\[
W \cap F_4 = \{7,3,2,3,7,3\} \cap \{2,3,6,7\} = \{2,3,7\} \neq \emptyset, \quad (3.141)
\]
\[
W \cap F_5 = \{7,3,2,3,7,3\} \cap \{0,1,2,3\} = \{2,3\} \neq \emptyset, \quad (3.142)
\]
\[
W \cap F_6 = \{7,3,2,3,7,3\} \cap \{4,5,6,7\} = \{7\} \neq \emptyset, \quad (3.143)
\]

\[
W \cap F_j = \emptyset \implies j = 3. \quad (3.144)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.25a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 106.25% of \(T_c.\)
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.25: Experimental results of on-line diagnosis of a SCF in Q₃ with 8 states.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Fig. 3.26 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_4$. As shown in Fig. 3.26a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_4$ is short circuited at $t_f = 0.5$, and the effect of fault shows itself as $v_B \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., $W = \{1,0,1,5,1,0\}$. As it can be seen in Fig. 3.26b, the back face of the cube is not touched by the members of $W$. From Table. 3.2, it can be seen that this face of cube determines the FBZ of $Q_4$. Hence, $J = 4$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{1,0,1,5,1,0\} \cap \{0,2,4,6\} = \{0\} \neq \emptyset,$$  \hspace{1cm} (3.145)

$$W \cap F_2 = \{1,0,1,5,1,0\} \cap \{1,3,5,7\} = \{1,5\} \neq \emptyset,$$  \hspace{1cm} (3.146)

$$W \cap F_3 = \{1,0,1,5,1,0\} \cap \{0,1,4,5\} = \{0,1,5\} \neq \emptyset,$$  \hspace{1cm} (3.147)

$$W \cap F_4 = \{1,0,1,5,1,0\} \cap \{2,3,6,7\} = \{\} = \emptyset,$$  \hspace{1cm} (3.148)

$$W \cap F_5 = \{1,0,1,5,1,0\} \cap \{0,1,2,3\} = \{1\} \neq \emptyset,$$  \hspace{1cm} (3.149)

$$W \cap F_6 = \{1,0,1,5,1,0\} \cap \{4,5,6,7\} = \{5\} \neq \emptyset,$$  \hspace{1cm} (3.150)

$$W \cap F_j = \emptyset \implies j = 4.$$  \hspace{1cm} (3.151)

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.26a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 131.25% of $T_c$. 

88
Figure 3.26: Experimental results of on-line diagnosis of a SCF in Q₄ with 8 states.
Fig. 3.27 illustrates the FDI results for diagnosis of a short-circuit fault in Q₅. As shown in Fig. 3.27a, v_A, v_B, and v_C, fluctuates between v ≈ ±5V for t < 0.5s. In this experiment, Q₅ is short circuited at t_f = 0.5, and the effect of fault shows itself as v_C ≈ 0. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., W = {5, 7, 5, 4, 5, 7}. As it can be seen in Fig. 3.27b, the bottom face of the cube is not touched by the members of W. From Table. 3.2, it can be seen that this face of cube determines the FBZ of Q₅. Hence, J = 5 is diagnosed by comparing W to the FBZs, i.e.,

\[ W \cap F₁ = \{5, 7, 5, 4, 5, 7\} \cap \{0, 2, 4, 6\} = \{4\} \neq \emptyset, \]  
\[ W \cap F₂ = \{5, 7, 5, 4, 5, 7\} \cap \{1, 3, 5, 7\} = \{7\} \neq \emptyset, \]  
\[ W \cap F₃ = \{5, 7, 5, 4, 5, 7\} \cap \{0, 1, 4, 5\} = \{4, 5\} \neq \emptyset, \]  
\[ W \cap F₄ = \{5, 7, 5, 4, 5, 7\} \cap \{2, 3, 6, 7\} = \{7\} \neq \emptyset, \]  
\[ W \cap F₅ = \{5, 7, 5, 4, 5, 7\} \cap \{0, 1, 2, 3\} = \{\} = \emptyset, \]  
\[ W \cap F₆ = \{5, 7, 5, 4, 5, 7\} \cap \{4, 5, 6, 7\} = \{7\} \neq \emptyset, \]  

\[ W \cap F_j = \emptyset \implies j = 5. \]  

(3.152)  
(3.153)  
(3.154)  
(3.155)  
(3.156)  
(3.157)  

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.27a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 70.83% of T_c.
Figure 3.27: Experimental results of on-line diagnosis of a SCF in $Q_5$ with 8 states.
Fig. 3.28 illustrates the FDI results for diagnosis of a short-circuit fault in Q₆. As shown in Fig. 3.28a, vᵦ, vᵦ, and vᵦ, fluctuates between v ≈ ±5V for t < 0.5s. In this experiment, Q₆ is short circuited at tᵦ = 0.5, and the effect of fault shows itself as vᵦ ≈ 0. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., W = {3, 1, 0, 1, 3, 2}. As it can be seen in Fig. 3.28b, the top face of the cube is not touched by the members of W. From Table. 3.2, it can be seen that this face of cube determines the FBZ of Q₆. Hence, J = 6 is diagnosed by comparing W to the FBZs, i.e.,

\[
W \cap F_1 = \{3, 1, 0, 1, 3, 2\} \cap \{0, 2, 4, 6\} = \{0, 2\} \neq \emptyset, \quad (3.159)
\]

\[
W \cap F_2 = \{3, 1, 0, 1, 3, 2\} \cap \{1, 3, 5, 7\} = \{1, 3\} \neq \emptyset, \quad (3.160)
\]

\[
W \cap F_3 = \{3, 1, 0, 1, 3, 2\} \cap \{0, 1, 4, 5\} = \{0, 1\} \neq \emptyset, \quad (3.161)
\]

\[
W \cap F_4 = \{3, 1, 0, 1, 3, 2\} \cap \{2, 3, 6, 7\} = \{2, 3\} \neq \emptyset, \quad (3.162)
\]

\[
W \cap F_5 = \{3, 1, 0, 1, 3, 2\} \cap \{0, 1, 2, 3\} = \{0, 1, 2, 3\} \neq \emptyset, \quad (3.163)
\]

\[
W \cap F_6 = \{3, 1, 0, 1, 3, 2\} \cap \{4, 5, 6, 7\} = \emptyset, \quad (3.164)
\]

\[
W \cap F_j = \emptyset \implies j = 6. \quad (3.165)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.28a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 131.25% of Tₑ.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.28: Experimental results of on-line diagnosis of a SCF in Q₆ with 8 states.
3.8 Modifications

Table 3.5 summaries the experimental results. At it can be seen from this table, the average fault isolation time of the experiments was $111.42\% T_c$, and in some cases the FDI time was more than one switching period. In order to decrease the fault diagnosis time and limit it to only one switching period, a new level of voltage is considered in the digitalization stage. Hence, three levels of voltage has been considered which results in $3^3 = 27$ states in the voltage space as shown in Fig. 3.29. Only eight states which indicates the vertexes of the cube are the healthy states and the rest belongs to the faulty situations.

<table>
<thead>
<tr>
<th>Fault location ($Q_j$)</th>
<th>Diagnosis time for SCF (% $T_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_1$</td>
<td>70.83</td>
</tr>
<tr>
<td>$Q_2$</td>
<td>158.33</td>
</tr>
<tr>
<td>$Q_3$</td>
<td>106.25</td>
</tr>
<tr>
<td>$Q_4$</td>
<td>131.25</td>
</tr>
<tr>
<td>$Q_5$</td>
<td>70.83</td>
</tr>
<tr>
<td>$Q_6$</td>
<td>131.25</td>
</tr>
<tr>
<td>Average FDI time</td>
<td>111.42</td>
</tr>
</tbody>
</table>

In these experiments, $b = \begin{bmatrix} 1 & 3 & 9 \end{bmatrix}$, and 27 healthy and faulty states were considered. When a short-circuit fault occurs, a new state can appear because of the fault.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

occurrence. Therefore, we have to consider this new state in the length of the fault
detection window. The new length of the FDI window is \( n = 6 + 1 = 7 \).

The Fault banned zones are calculated based on the 27 states as shown in Table
3.6;

<table>
<thead>
<tr>
<th>Open-circuit fault location (Q(_j))</th>
<th>Fault-banned zone (F(_j))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q(_1)</td>
<td>{0, 3, 6, 9, 12, 15, 18, 21, 24}</td>
</tr>
<tr>
<td>Q(_2)</td>
<td>{2, 5, 8, 11, 14, 17, 20, 23, 26}</td>
</tr>
<tr>
<td>Q(_3)</td>
<td>{0, 1, 2, 9, 10, 11, 18, 19, 20}</td>
</tr>
<tr>
<td>Q(_4)</td>
<td>{6, 7, 8, 15, 16, 17, 24, 25, 26}</td>
</tr>
<tr>
<td>Q(_5)</td>
<td>{0, 1, 2, 3, 4, 5, 6, 7, 8}</td>
</tr>
<tr>
<td>Q(_6)</td>
<td>{18, 19, 20, 21, 22, 23, 24, 25, 26}</td>
</tr>
</tbody>
</table>

Table 3.6: Fault-banned zones of 27 states for short-circuit faults.

3.8.1 Experimental Results of the modified approach

In the following experiments the modified VSP-based FDI has been applied. Fig. 3.30
illustrates the FDI results for diagnosis of a short-circuit fault in Q\(_1\). As shown in Fig.
3.30a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment,
Q\(_1\) is short circuited at \( t_f = 0.5s \). It this situation, \( v_A \approx 0 \). The switching states are
calculated and shown in the forth diagram of this figure. The fault detection window at
the detection time consists of the last seven non-equal adjacent switching states, i.e.,
\( W = \{2, 20, 26, 8, 2, 1, 2\} \). As it can be seen in Fig. 3.30b, the left face of the cube is
not touched by the members of \( W \).
Figure 3.30: Experimental results of on-line diagnosis of a SCF in Q₁ with 27 states.
From Table 3.6, it can be seen that this face of cube determines the FBZ of $Q_1$. Hence, $J = 1$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{\} = 0, \quad (3.166)$$

$$W \cap F_2 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 8, 20, 26\} \neq \emptyset, \quad (3.167)$$

$$W \cap F_3 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{1, 2, 20\} \neq \emptyset, \quad (3.168)$$

$$W \cap F_4 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 26\} \neq \emptyset, \quad (3.169)$$

$$W \cap F_5 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{1, 2, 8\} \neq \emptyset, \quad (3.170)$$

$$W \cap F_6 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{20, 26\} \neq \emptyset, \quad (3.171)$$

$$W \cap F_j = \emptyset \implies j = 1. \quad (3.172)$$

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.30a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 60.42\% of $T_c$.

Fig. 3.31 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_2$. As shown in Fig. 3.31a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5$V for $t < 0.5$s. In this experiment, $Q_2$ is short circuited at $t_f = 0.5$s. It this situation, $v_A \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{25, 7, 1, 0, 1, 7, 25\}$. As it can be seen in Fig. 3.31b, the left face of the cube is not touched by the members of $W$. 

97
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.31: Experimental results of on-line diagnosis of a SCF in Q₂ with 27 states.
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

From Table. 3.6, it can be seen that this face of cube determines the FBZ of $Q_2$. Hence, $J = 2$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\[
W \cap F_1 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{0\} \neq \emptyset, \quad (3.173)
\]

\[
W \cap F_2 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \emptyset, \quad (3.174)
\]

\[
W \cap F_3 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 1\} \neq \emptyset, \quad (3.175)
\]

\[
W \cap F_4 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{7, 25\} \neq \emptyset, \quad (3.176)
\]

\[
W \cap F_5 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 1, 7\} \neq \emptyset, \quad (3.177)
\]

\[
W \cap F_6 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{25\} \neq \emptyset, \quad (3.178)
\]

\[
W \cap F_j = \emptyset \implies j = 2. \quad (3.179)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.31a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of $T_c$.

Fig. 3.32 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_3$. As shown in Fig. 3.32a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_3$ is short circuited at $t_f = 0.5s$. In this situation, $v_B \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{26, 8, 5, 3, 5, 8, 26\}$. As it can be seen in Fig. 3.32b, the left face of the cube is not touched by the members of $W$. 

99
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.32: Experimental results of on-line diagnosis of a SCF in Q₃ with 27 states.
From Table 3.6, it can be seen that this face of cube determines the FBZ of $Q_3$. Hence, $J = 3$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{3\} \neq \emptyset,$$

$$W \cap F_2 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{5, 8, 26\} \neq \emptyset,$$

$$W \cap F_3 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \emptyset,$$

$$W \cap F_4 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 26\} \neq \emptyset,$$

$$W \cap F_5 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{3, 5, 8\} \neq \emptyset,$$

$$W \cap F_6 = \{26, 8, 5, 3, 5, 8, 26\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{8, 26\} \neq \emptyset,$$

$$W \cap F_j = \emptyset \implies j = 3. \quad (3.186)$$

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.32a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of $T_c$.

Fig. 3.33 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_4$. As shown in Fig. 3.33a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_4$ is short circuited at $t_f = 0.5s$. In this situation, $v_B \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{23, 5, 2, 0, 2, 5, 23\}$. As it can be seen in Fig. 3.33b, the left face of the cube is not touched by the members of $W$. 

101
Figure 3.33: Experimental results of on-line diagnosis of a SCF in $Q_4$ with 27 states.
From Table 3.6, it can be seen that this face of cube determines the FBZ of $Q_4$. Hence, $J = 4$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{0\} \neq \emptyset,$$

(3.187)

$$W \cap F_2 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 5, 23\} \neq \emptyset,$$

(3.188)

$$W \cap F_3 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 2\} \neq \emptyset,$$

(3.189)

$$W \cap F_4 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{\} = \emptyset,$$

(3.190)

$$W \cap F_5 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 2, 5\} \neq \emptyset,$$

(3.191)

$$W \cap F_6 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{23\} \neq \emptyset,$$

(3.192)

$$W \cap F_j = \emptyset \implies j = 4.$$

(3.193)

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.33a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of $T_c$.

Fig. 3.34 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_5$. As shown in Fig. 3.34a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_5$ is short circuited at $t_f = 0.5s$. It this situation, $v_C \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{20, 26, 17, 11, 9, 11, 17\}$. As it can be seen in Fig. 3.34b, the left face of the cube is not touched by the members of $W$. 

103
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

Figure 3.34: Experimental results of on-line diagnosis of a SCF in Q5 with 27 states.

(a) Time domain results.

(b) VSP.

104
From Table 3.6, it can be seen that this face of cube determines the FBZ of $Q_5$. Hence, $J = 5$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\[
W \cap F_1 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{9\} \neq \emptyset, \\
(3.194)
\]

\[
W \cap F_2 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{11, 17, 20, 26\} \neq \emptyset, \\
(3.195)
\]

\[
W \cap F_3 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{9, 11, 20\} \neq \emptyset, \\
(3.196)
\]

\[
W \cap F_4 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{17, 26\} \neq \emptyset, \\
(3.197)
\]

\[
W \cap F_5 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \emptyset, \\
(3.199)
\]

\[
W \cap F_6 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{20, 26\} \neq \emptyset, \\
(3.200)
\]

\[
W \cap F_j = \emptyset \implies j = 5. \\
(3.202)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.34a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 70.83\% of $T_c$.

Fig. 3.35 illustrates the FDI results for diagnosis of a short-circuit fault in $Q_6$. As shown in Fig. 3.35a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5 V$ for $t < 0.5$ s. In this experiment, $Q_6$ is short circuited at $t_f = 0.5$ s. In this situation, $v_C \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{17, 8, 2, 0, 2, 8, 17\}$. As it can be seen in Fig. 3.35b, the left face of the cube is not touched by the members of $W$. 

105
CHAPTER 3. VSP-BASED FDI FOR SHORT-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 3.35: Experimental results of on-line diagnosis of a SCF in Q_6 with 27 states.
From Table. 3.6, it can be seen that this face of cube determines the FBZ of $Q_6$. Hence, $J = 6$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{0\} \neq \emptyset,$$

(3.203)

$$W \cap F_2 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 8, 17\} \neq \emptyset,$$

(3.204)

$$W \cap F_3 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 2\} \neq \emptyset,$$

(3.205)

$$W \cap F_4 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 17\} \neq \emptyset,$$

(3.206)

$$W \cap F_5 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 2, 8\} \neq \emptyset,$$

(3.207)

$$W \cap F_6 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \emptyset,$$

(3.208)

$$W \cap F_j = \emptyset \implies j = 6.$$  

(3.209)

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 3.35a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of $T_c$.

### 3.9 Summary

In this chapter the theory of VSP-based FDI for isolating short-circuit switch faults in the three-phase VSIs was described. The voltage states were defined based on the structural input–output model of the inverter. A set of states were introduces as the fault signature set for every faulty switch. The diagnosis was conducted by comparing a finite sequence of monitored non-equal adjacent switching states with the predefined fault signatures. The ability to locate a faulty switch in a six-switch inverter feeding a permanent magnet synchronous motor has been demonstrated. It has been shown that the fault diagnosis result is robust to the load changes and the variation of the PWM frequency. All six switch faults were isolated in about one switching period. The experimental set-up was described and the proposed method was validated through
experiments. Some modifications were done to reduce the fault detection time. As shown in Table 3.7, all the switch faults were isolated in less than one switching period using the modified approach.

<table>
<thead>
<tr>
<th>Fault location (Q_j)</th>
<th>Diagnosis time (% Tc) obtain from</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Unmodified Approach (8 states)</td>
</tr>
<tr>
<td>Q_1</td>
<td>70.83</td>
</tr>
<tr>
<td>Q_2</td>
<td>158.33</td>
</tr>
<tr>
<td>Q_3</td>
<td>106.25</td>
</tr>
<tr>
<td>Q_4</td>
<td>131.25</td>
</tr>
<tr>
<td>Q_5</td>
<td>70.83</td>
</tr>
<tr>
<td>Q_6</td>
<td>131.25</td>
</tr>
<tr>
<td>Average FDI time</td>
<td>111.42</td>
</tr>
</tbody>
</table>

Table 3.7: Summary of fault diagnosis results obtained from experiments for short-circuit faults in Q_1–Q_6.

In the next chapter, the application of VSP-based FDI for open-circuit switch faults is discussed.
Chapter 4

VSP-based FDI for Open-Circuit Faults

4.1 Introduction

In this chapter, the VSP-based FDI is applied to diagnose the open-circuit faults in a six-switch the VSIs. The VSI is describes in Section 4.2. Section 4.3 explains the fault detection and isolation procedure. Section 4.4 depicts the simulation results. The experimental results are discussed in Section 4.5. The results validate that the proposed algorithm successfully isolates all switch faults in less than one switching period that is significantly faster than current-based conventional FDI methods.

4.2 System’s Description

This section describes a three-phase pulsewidth modulated (PWM) voltage source inverter (VSI) with six switches. In the no-fault situation, the switches are fully controllable through their gates. When an open-circuit fault occurs in a switch, it become open and remain in this situation regardless of the gate control signal. Open-circuit switch faults do not cause short-circuit current, thus, they may remain undetected for a long time until a failure occurs in the load side. Therefore, the FDI of open-circuit faults is extremely vital to ensure maximum efficiency in the load and to prevent the catastrophic failures. Fig. 4.1 illustrates a VSI circuit with six identical switches, $Q_i$ for $i = 1$ to 6. Gate control signals $g_i$ control on–off state of $Q_i$; for $g_i = 1$, $Q_i$ is in the on
state and the switch conducts. On the other hand, when $g_i = 0$, $Q_i$ is in the off state, and it does not conduct.

Figure 4.1: A Three-phase inverter.

Gate signals of two switches of one phase leg are complementary; for example, if $g_1 = 1$ then $g_2 = 0$ and $Q_1$ is closed, resulting in $v_A = +E_N$; conversely, if $g_1 = 0$ then $g_2 = 1$ and $Q_2$ is closed, resulting in $v_A = -E_N$, where $E_N$ is a constant value proportional to the voltage of the dc source. Hence, the output voltage of each phase alternates regularly between two levels of voltage that forms a square wave. A control block determines the pulsewidth of the waveform. The input–output of the inverter can be described based on its switching states as shown in (4.1):

$$v(t) := e \cdot D(t)$$ (4.1)

where $v(t) = [v_C(t), v_B(t), v_A(t)]$, $e = [E, E]$, and $D$ is defined as

$$D(t) := \begin{bmatrix} d_1(t) & d_3(t) & d_5(t) \\ d_2(t) & d_4(t) & d_6(t) \end{bmatrix},$$ (4.2)

and

$$d_i(t) := \begin{cases} g_i(t) & \text{if } Q_i \text{ is healthy} \\ 0 & \text{if an open-circuit fault exists in } Q_i \end{cases}.$$ (4.3)

The switching states of the inverter are defined based on $D$ as described in the next section. The fault-banned zone of $Q_j$ are a set of switching states that are not achievable in the presence of a fault in $Q_j$. In this section the fault-banned zones, $F_j$, for open-circuit faults are calculated for two and three levels of voltage. FDI based on the two levels (8 states) is slightly slower than the one with 3 levels (27 states). However, it is useful for the cases where the faulty state of the inverter is unknown, i.e., the FDI is achieved only based on the healthy states.
4.3 Fault Detection and Isolation

In this section, the VSP-based FDI is applied for the open-circuit faults. This method as described in Section 3.2 is based on the structural model of the inverter. Knowing the model of the inverter in the faulty and healthy situations, the fault-banned zones are defined and the FDI procedure described in Section 3.4 is applied to detect and isolate the switch faults. The VSP-based fault diagnosis algorithm is described for unknown switching frequency; where access to the control signals is not possible or the switching frequency changes by the feedback loop. Suppose that the system is healthy at time $t_0$ and a fault will occur at $t_f > t_0$. The process contains two main stages; extracting switching states, and comparison of the observed states to the fault-banned zones.

4.3.1 Extracting Switching States

Fault diagnosis process commences by monitoring three phase voltages and extracting the corresponding switching states. Let

$$v(t) = [v_C(t), v_B(t), v_A(t)]$$

be the vector of observed voltages from the detectors. A threshold span $\varepsilon_m$ in the neighborhood of each normal voltage level $E_N$ is defined, and the monitored voltage vector in this neighborhood is mapped to a known $v_s$. The neighborhood of $v_s$ is defined as

$$h_s = v_s \cdot \text{diag}(\varepsilon_C, \varepsilon_B, \varepsilon_A)$$

where $\varepsilon_\phi$ for $\phi = A, B, C$ is the distance between $v_s$ and $h_s$ in each direction of the voltage space. Equation (4.6) defines a set of all voltages in the neighborhood of $v_s$ within a distance of $\varepsilon_m$ in each direction of the voltage space.

$$H_s := \{h_s | 1 - \varepsilon_m \leq \varepsilon_\phi < 1 + \varepsilon_m\}$$

$\varepsilon_m$ is selected such that both levels of voltage in the faulty situation, $v''$ and $v'$, are isolable, e.g., $\varepsilon_m = 0.15$. 

111
From definition (4.1), there exists a one-to-one correspondence between $v_s$ and $s$. Thus, any observed voltage vector $v(t)$ can be mapped to a known state, $\kappa$.

$$s(t) := \begin{cases} 
\kappa, & \text{if } v(t) \in H_\kappa \\
\sigma(t), & \text{otherwise.} 
\end{cases}$$  \hspace{1cm} (4.7)

### 4.3.2 Fault detection and Isolation

Based on the model of the SPWM inverter, if the phase voltages are monitored for a period of $T_c$, the value of all phase voltages will definitely change from one level to another one. Therefore, the voltage space pattern will not remain inside one face of the cubic pattern for $t_w = t_0 - T_c$. Thus, if none of the monitored states were a subset of $F_j$, an open-circuit fault in $Q_j$ is diagnosed. The fault-banned zones are defined in Section 4.3.3 and 4.3.3 for an open-circuit fault in $Q_j$ where $j = 1$ to 6.

### 4.3.3 Fault-banned Zones based on 8 states

In (4.8), the switching states are defined based on the state of the upper switches of the inverter, $u$.

$$s(t) := u \cdot b,$$ \hspace{1cm} (4.8)

where

$$b := \begin{bmatrix} 1 & 2 & 4 \end{bmatrix}^T,$$ \hspace{1cm} (4.9)

and

$$u := \begin{bmatrix} 1 & 0 \end{bmatrix} \cdot D(t).$$ \hspace{1cm} (4.10)

In the other word, $s$ is the decimal value of the first row of $D$. By this definition, (4.8) assigns a unique number for each switching state of the inverter. In the no-fault situation, the states of the upper switches and lower switches of each phase leg are complementary. Thus, we can also calculate the switching state based on the second row of $D$. The difference between the states which are calculated based on the upper row which the one calculated with the lower row determines the fault banned zones. Let

$$l := \begin{bmatrix} 0 & 1 \end{bmatrix} \cdot D(t),$$ \hspace{1cm} (4.11)
and

\[ u = [1 \ 1 \ 1] - I. \]  (4.12)

by applying \( u \) in (4.8)

\[ \tilde{s}(t) := ([1 \ 1 \ 1] - I) \cdot b. \]  (4.13)

In the no-fault situation, \( \tilde{s}(t) = s(t) \). However, in the presence of a faulty switch \( \tilde{s}(t) \) can be different from \( s(t) \). This difference is used to define fault-banned zones,

\[ F_j := Y^u_j \cup Y^l_j - Y^u_j \cap Y^l_j. \]  (4.14)

In (4.14), \( Y^u_j \) and \( Y^l_j \) are two sets of all possible \( s(t) \) and \( \tilde{s}(t) \) that can be obtained in the presence of an open-circuit fault in \( Q_j \)

\[ Y^u_j = \{ s(t) | d_j(t) = 0, \forall g_i(t) \in \{0, 1\} \} \]

and

\[ Y^l_j = \{ \tilde{s}(t) | d_j(t) = 0, \forall g_i(t) \in \{0, 1\} \}. \]

Table 4.1 shows the FBZs for open-circuit faults in six different locations. The FBZ indicates a face of the cubic pattern in the voltage space.

**Table 4.1: Fault-banned zones of open-circuit faults using 8 states.**

<table>
<thead>
<tr>
<th>Open-circuit fault location ((Q_j))</th>
<th>Fault-banned zone ((F_j))</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Q_1)</td>
<td>{1, 3, 5, 7}</td>
</tr>
<tr>
<td>(Q_2)</td>
<td>{0, 2, 4, 6}</td>
</tr>
<tr>
<td>(Q_3)</td>
<td>{2, 3, 6, 7}</td>
</tr>
<tr>
<td>(Q_4)</td>
<td>{0, 1, 4, 5}</td>
</tr>
<tr>
<td>(Q_5)</td>
<td>{4, 5, 6, 7}</td>
</tr>
<tr>
<td>(Q_6)</td>
<td>{0, 1, 2, 3}</td>
</tr>
</tbody>
</table>

### 4.3.4 Fault-banned Zones based on 27 states

If the voltage level in the faulty situation is known, e.g., for a two switch inverter, if both switches are open at the same time, the output voltage is equal to zero. Thus, the switching state of the inverter at a given time \( t \) is defined as

\[ s(t) := u \cdot b \]  (4.15)
where
\[ b := [1 3 9]^T, \] (4.16)
and
\[ u := [1 -1] \cdot D(t) + [1 1 1]. \] (4.17)

For \( d_i \in \{0, 1\} \), \( s(t) \in S_N \), where
\[ S_N = \{0, 1, 2, \ldots, 25, 26\} \] (4.18)
is the set of all normal and faulty states. With this definition, thee levels of voltage have been used for a two level inverter, i.e, two healthy levels and one faulty level of voltage have been considered. Consider an open-circuit fault in \( Q_1 \). From (4.3),
\[ D(t) := \begin{bmatrix} 0 & d_3(t) & d_5(t) \\ d_2(t) & d_4(t) & d_6(t) \end{bmatrix} \] (4.19)

Thus, for \( d_i \in \{0, 1\} \), \( s(t) \in S_1 \), where
\[ S_1 = \{0, 1, 3, 4, 6, 7, 9, 10, 12, 13, 15, 16, 18, 19, 21, 22, 24, 25\} \] (4.20)
is the set of all states that may be observed in presence of an open-circuit fault in \( Q_1 \). \( F_1 \), fault-banned zone of \( Q_1 \), is defined as a set of states that definitely will not be observed in presence of an open-circuit fault in \( Q_1 \),
\[ F_1 := S_N - S_1 = \{2, 5, 8, 11, 14, 17, 20, 23, 26\}. \] (4.21)

Similarly, the fault-banned zone for an open-circuit fault in \( Q_j \) is determined by a set of states, \( F_j \), where,
\[ F_j := S_N - S_j, \] (4.22)
and
\[ S_N = \{s|d_i \in 0, 11 \leq i \leq 6\}, \] (4.23)
\[ S_j = \{s|d_j \in 0, d_i \in 0, 1 \forall 1 \leq i \leq 6, i \neq j\}. \] (4.24)

In (4.22), \( Y^u_j \) and \( Y^l_j \) are two sets of all possible \( s(t) \) and \( s(t) \) that can be obtained in the presence of a open-circuit fault in \( Q_j \)
\[ Y^u_j = \{s(t)|d_j(t) = 0, \forall g_i(t) \in \{0, 1\}\} \]
and

\[ V_j^l = \{ s(t) | d_j(t) = 0, \forall g_i(t) \in \{0, 1\} \}. \]

Table 4.2 shows the FBZs for open-circuit faults in six different locations. The FBZ indicates a face of the cubic pattern in the voltage space.

<table>
<thead>
<tr>
<th>Open-circuit fault location (Q_j)</th>
<th>Fault-banned zone (F_j)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q₁</td>
<td>{2, 5, 8, 11, 14, 17, 20, 23, 26}</td>
</tr>
<tr>
<td>Q₂</td>
<td>{0, 3, 6, 9, 12, 15, 18, 21, 24}</td>
</tr>
<tr>
<td>Q₃</td>
<td>{6, 7, 8, 15, 16, 17, 24, 25, 26}</td>
</tr>
<tr>
<td>Q₄</td>
<td>{0, 1, 2, 9, 10, 11, 18, 19, 20}</td>
</tr>
<tr>
<td>Q₅</td>
<td>{18, 19, 20, 21, 22, 23, 24, 25, 26}</td>
</tr>
<tr>
<td>Q₆</td>
<td>{0, 1, 2, 3, 4, 5, 6, 7, 8}</td>
</tr>
</tbody>
</table>

### 4.4 Simulations

Fig. 4.2 depicts the simulation model for FDI of the open circuit faults of a three-phase inverter. The model includes the SPWM control, fault insertion, and fault diagnosis blocks. The three-phase inverter is illustrated in Fig. 4.3. In the simulations, \( F_c = 16.7 \) K Hz, \( F_r = 55.6 \) Hz, and \( T_s = 2.5 \) µs. Fig. 4.4a illustrates the simulation results of diagnosis an open-circuit fault in \( Q_1 \). The first three diagrams show the pole voltage signals. The switching states are extracted from the pole voltages and illustrated in the forth diagram. The transition patterns in the voltage state is illustrated in Fig. 4.4b. The seven last non-equal adjacent switching states does not tough the right face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, \( Q_1 \) is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in \( 100.00\% T_c \).
Figure 4.2: Simulink model for FDI of open-circuit faults in a three-phase inverter.

Figure 4.3: Simulink model of the three-phase inverter.
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.4: Simulation results of diagnosis of an OCF in $Q_1$.

Fig. 4.5a illustrates the simulation results of diagnosis an open-circuit fault in $Q_2$. The first three diagrams show the pole voltage signals. The switching states are extracted from the pole voltages and illustrated in the forth diagram. The transition patterns in the voltage state is illustrated in Fig. 4.5b. The seven last non-equal adjacent switching states does not tough the left face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, $Q_2$ is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in $66.77\%T_c$. 

117
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.5: Simulation results of diagnosis of an OCF in \( Q_2 \).

Fig. 4.6a illustrates the simulation results of diagnosis an open-circuit fault in \( Q_3 \).

The first three diagrams show the pole voltage signals. The switching states were extracted from the pole voltages and illustrated in the forth diagram. The transition patterns in the voltage state is illustrated in Fig. 4.6b.
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.6: Simulation results of diagnosis of an OCF in \( Q_3 \).

The seven last non-equal adjacent switching states does not tough the back face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, \( Q_3 \) is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in \( 100\% T_c \).

Fig. 4.7a illustrates the simulation results of diagnosis an open-circuit fault in \( Q_4 \). The first three diagrams show the pole voltage signals. The switching states are extracted from the pole voltages and illustrated in the forth diagram. The transition pat-
terns in the voltage state is illustrated in Fig. 4.7b. The seven last non-equal adjacent switching states does not touch the front face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, $Q_4$ is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in $100\% T_c$.

![Time domain results](image)

(a) Time domain results.

![VSP](image)

(b) VSP.

Figure 4.7: Simulation results of diagnosis of an OCF in $Q_4$.

Fig. 4.8a illustrates the simulation results of diagnosis an open-circuit fault in $Q_5$. The first three diagrams show the pole voltage signals. The switching states are extracted from the pole voltages and illustrated in the forth diagram. The transition pat-
terns in the voltage state is illustrated in Fig. 4.8b. The seven last non-equal adjacent switching states does not touch the top face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, $Q_5$ is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in $100\% T_c$.

Fig. 4.8: Simulation results of diagnosis of an OCF in $Q_5$.

Fig. 4.9a illustrates the simulation results of diagnosis an open-circuit fault in $Q_6$. The first three diagrams show the pole voltage signals. The switching states are extracted from the pole voltages and illustrated in the forth diagram. The transition pat-
terns in the voltage state is illustrated in Fig. 4.9b. The seven last non-equal adjacent switching states does not touch the bottom face of the cube in the voltage space. Comparing to the fault-banned zone of Table 4.2, \(Q_6\) is diagnosed as the faulty switch. As soon as the fault is diagnosed, the gate-misfiring fault is cleared and normal gate signals are applied to the inverter. In this experiment, the fault is isolated in 50\% \(T_c\).

![Time domain results.](image)

![VSP.](image)

Figure 4.9: Simulation results of diagnosis of an OCF in \(Q_6\).

As shown by simulations, all of the open-circuit faults were successfully diagnosed within only one switching period (\(T_c \approx 60\mu s\)). In the next section, the experimental results of diagnosis open circuit faults are shown.
4.5 Experiments

The experiments were done using the experimental set-up which was described in Section 3.6. In each experiment, one of the six switches was open circuited by the programmed software. The desired fault location and the fault insertion time was given by the user. The open-circuit fault was inserted as a gate misfiring fault, i.e.,

\[ G_j(t > t_j) = 0. \] (4.25)

The Fault Diagnosis block implements the VSP-based FDI algorithm to derive the non-equal adjacent switching states and diagnose the open-circuit faults. The results are shown as follow.

4.5.1 Experimental Results using 8 states

Fig. 4.10 illustrates the FDI results for diagnosis of an open-circuit fault in \( Q_1 \). As shown in Fig. 4.10a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_1 \) is open-circuited at \( t_f = 0.5s \). Thus, \( v_A \approx 0V \) for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., \( W = \{0, 2, 6, 2, 0, 2\} \). As it can be seen in Fig. 4.10b, the right face of the cube is not touched by the members of \( W \). From Table. 4.1, it can be seen that this face of cube determines the FBZ of \( Q_1 \). Hence, \( J = 1 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
\begin{align*}
W \cap F_1 &= \{0, 2, 6, 2, 0, 2\} \cap \{1, 3, 5, 7\} = \{\} = \emptyset, \\
W \cap F_2 &= \{0, 2, 6, 2, 0, 2\} \cap \{0, 2, 4, 6\} = \{0, 2, 6\} \neq \emptyset, \\
W \cap F_3 &= \{0, 2, 6, 2, 0, 2\} \cap \{2, 3, 6, 7\} = \{2, 6\} \neq \emptyset, \\
W \cap F_4 &= \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 4, 5\} = \{0\} \neq \emptyset, \\
W \cap F_5 &= \{0, 2, 6, 2, 0, 2\} \cap \{4, 5, 6, 7\} = \{6\} \neq \emptyset, \\
W \cap F_6 &= \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 2, 3\} = \{0, 2\} \neq \emptyset,
\end{align*}
\] (4.26-4.31)
\[ W \cap F_j = \emptyset \implies j = 1. \]  
\hspace{1cm} (4.32)

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram of Fig. 4.10a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 158.33% of \( T_c \).

![Figure 4.10](image_url)

(a) Time domain results.

(b) VSP.

Figure 4.10: Experimental results of on-line diagnosis of a OCF in \( Q_1 \) with 8 states.

124
Fig. 4.11 illustrates the FDI results for diagnosis of an open-circuit fault in $Q_2$. As shown in Fig. 4.11a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_2$ is open-circuited at $t_f = 0.5s$. Thus, $v_A \approx 0V$ for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure.

(a) Time domain results.

(b) VSP.

Figure 4.11: Experimental results of on-line diagnosis of a OCF in $Q_2$ with 8 states.
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., \( W = \{0, 2, 6, 2, 0, 2\} \). As it can be seen in Fig. 4.11b, the left face of the cube is not touched by the members of \( W \). From Table. 4.1, it can be seen that this face of cube determines the FBZ of \( Q_2 \). Hence, \( J = 2 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
W \cap F_1 = \{0, 2, 6, 2, 0, 2\} \cap \{1, 3, 5, 7\} = \{\} = \emptyset, \quad (4.33)
\]
\[
W \cap F_2 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 2, 4, 6\} = \{0, 2, 6\} \neq \emptyset, \quad (4.34)
\]
\[
W \cap F_3 = \{0, 2, 6, 2, 0, 2\} \cap \{2, 3, 6, 7\} = \{2, 6\} \neq \emptyset, \quad (4.35)
\]
\[
W \cap F_4 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 4, 5\} = \{0\} \neq \emptyset, \quad (4.36)
\]
\[
W \cap F_5 = \{0, 2, 6, 2, 0, 2\} \cap \{4, 5, 6, 7\} = \{6\} \neq \emptyset, \quad (4.37)
\]
\[
W \cap F_6 = \{0, 2, 6, 2, 0, 2\} \cap \{0, 1, 2, 3\} = \{0, 2\} \neq \emptyset, \quad (4.38)
\]

\[
W \cap F_j = \emptyset \implies j = 2. \quad (4.39)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram of Fig. 4.11a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 158.33\% of \( T_c \).

Fig. 4.12 illustrates the FDI results for diagnosis of an open-circuit fault in \( Q_3 \). As shown in Fig. 4.12a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_3 \) is open-circuited at \( t_f = 0.5s \). Thus, \( v_B \approx 0V \) for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., \( W = \{1, 0, 1, 5, 1, 0\} \). As it can be seen in Fig. 4.12b, the back face of the cube is not touched by the members of \( W \).
From Table 4.1, it can be seen that this face of cube determines the FBZ of $Q_3$. Hence, $J = 3$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\begin{align}
W \cap F_1 &= \{1,0,1,5,1,0\} \cap \{1,3,5,7\} = \{1,5\} \neq \emptyset, \quad (4.40) \\
W \cap F_2 &= \{1,0,1,5,1,0\} \cap \{0,2,4,6\} = \{0\} \neq \emptyset, \quad (4.41) \\
W \cap F_3 &= \{1,0,1,5,1,0\} \cap \{2,3,6,7\} = \emptyset \quad (4.42)
\end{align}

Figure 4.12: Experimental results of on-line diagnosis of an OCF in $Q_3$ with 8 states.
As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram of Fig. 4.12a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 131.25% of $T_c$.

Fig. 4.13 illustrates the FDI results for diagnosis of an open-circuit fault in $Q_4$. As shown in Fig. 4.13a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_4$ is open-circuited at $t_f = 0.5s$. Thus, $v_B \approx 0V$ for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e.,

$$W \cap F_1 = \{7, 3, 2, 3, 7, 3\} \cap \{1, 3, 5, 7\} = \{3, 7\} \neq \emptyset,$$

$$W \cap F_2 = \{7, 3, 2, 3, 7, 3\} \cap \{0, 2, 4, 6\} = \{2\} \neq \emptyset,$$

$$W \cap F_3 = \{7, 3, 2, 3, 7, 3\} \cap \{2, 3, 6, 7\} = \{2, 3, 7\} \neq \emptyset,$$

$$W \cap F_4 = \{7, 3, 2, 3, 7, 3\} \cap \{0, 1, 4, 5\} \neq \emptyset,$$

$$W \cap F_5 = \{7, 3, 2, 3, 7, 3\} \cap \{4, 5, 6, 7\} = \{7\} \neq \emptyset,$$

$$W \cap F_6 = \{7, 3, 2, 3, 7, 3\} \cap \{0, 1, 2, 3\} = \{2, 3\} \neq \emptyset,$$

$$W \cap F_j = \emptyset \implies j = 3.$$  \hspace{1cm} (4.53)

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram
of Fig. 4.13a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 106.25\% of $T_c$.

![Time domain results](image1)

![VSP](image2)

Figure 4.13: Experimental results of on-line diagnosis of a OCF in Q\textsubscript{4} with 8 states.

Fig. 4.14 illustrates the FDI results for diagnosis of an open-circuit fault in Q\textsubscript{5}. As shown in Fig. 4.14a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In
this experiment, $Q_5$ is open-circuited at $t_f = 0.5$ s. Thus, $v_C \approx 0$ V for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e., $W = \{3,1,0,1,3,2\}$. As it can be seen in Fig. 4.14b, the top face of the cube is not touched by the members of $W$. From Table. 4.1, it can be seen that this face of cube determines the FBZ of $Q_5$. Hence, $J = 5$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{3,1,0,1,3,2\} \cap \{1,3,5,7\} = \{1,3\} \neq \emptyset,$$  
$$W \cap F_2 = \{3,1,0,1,3,2\} \cap \{0,2,4,6\} = \{0,2\} \neq \emptyset,$$  
$$W \cap F_3 = \{3,1,0,1,3,2\} \cap \{2,3,6,7\} = \{2,3\} \neq \emptyset,$$  
$$W \cap F_4 = \{3,1,0,1,3,2\} \cap \{0,1,4,5\} = \{0,1\} \neq \emptyset,$$  
$$W \cap F_5 = \{3,1,0,1,3,2\} \cap \{4,5,6,7\} = \emptyset,$$  
$$W \cap F_6 = \{3,1,0,1,3,2\} \cap \{0,1,2,3\} = \{0,1,2,3\} \neq \emptyset,$$

\[ W \cap F_j = \emptyset \implies j = 5. \quad (4.60) \]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram of Fig. 4.14a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 131.25% of $T_c$. 

130
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.14: Experimental results of on-line diagnosis of a OCF in Q₅ with 8 states.

Fig. 4.15 illustrates the FDI results for diagnosis of an open-circuit fault in Q₆. As shown in Fig. 4.15a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_6 \) is open-circuited at \( t_f = 0.5s \). Thus, \( v_C \approx 0V \) for the instances when both switches of the faulty phase are open. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last six non-equal adjacent switching states, i.e.,
$W = \{0, 2, 6, 2, 0, 2\}$. As it can be seen in Fig. 4.15b, the bottom face of the cube is not touched by the members of $W$. From Table 4.1, it can be seen that this face of cube determines the FBZ of $Q_6$. Hence, $J = 6$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\[
W \cap F_1 = \{5, 7, 5, 4, 5, 7\} \cap \{1, 3, 5, 7\} = \{5, 7\} \neq \emptyset, \quad (4.61)
\]

\[
W \cap F_2 = \{5, 7, 5, 4, 5, 7\} \cap \{0, 2, 4, 6\} = \{4\} \neq \emptyset, \quad (4.62)
\]

\[
W \cap F_3 = \{5, 7, 5, 4, 5, 7\} \cap \{2, 3, 6, 7\} = \{7\} \neq \emptyset, \quad (4.63)
\]

\[
W \cap F_4 = \{5, 7, 5, 4, 5, 7\} \cap \{0, 1, 4, 5\} = \{4, 5\} \neq \emptyset, \quad (4.64)
\]

\[
W \cap F_5 = \{5, 7, 5, 4, 5, 7\} \cap \{4, 5, 6, 7\} = \{4, 5, 7\} \neq \emptyset, \quad (4.65)
\]

\[
W \cap F_6 = \{5, 7, 5, 4, 5, 7\} \cap \{0, 1, 2, 3\} = \emptyset, \quad (4.66)
\]

\[
W \cap F_j = \emptyset \implies j = 6. \quad (4.67)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter. Thus, the width of the pulse in the forth diagram of Fig. 4.15a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to $70.83\%$ of $T_c$.

The maximum sampling time was selected based on (3.118),

\[
T_{s\text{(Max)}} = (1 - M) \frac{T_c}{4} = 11e - 4s.
\]

In these experiments, the sampling time was selected $T_s = 4.6296e - 4s$, MATLAB could not perform well for the smaller sampling times.
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.15: Experimental results of on-line diagnosis of a OCF in Q₆ with 8 states.

Table 4.3 summarizes the fault diagnosis time for all of the six experiments using eight states. The diagnosis time varies based on the fault insertion time. However, it is limited to a time equal to six non-equal adjacent switching states which is approximately equal to one switching period. In these experiments, the average diagnosis time is 111% of the switching period. In these experiments \( F_r = 7.5\,\text{Hz} \), \( F_c = 45.0003 \,\text{Hz} \), \( T_c = 0.0222\,\text{s} \), and \( T_r = 0.1333\,\text{s} \). The sampling time \( T_s = 4.6296 \times 10^{-4} \,\text{s} \), and
$M = 0.8.$

Table 4.3: Summary of fault diagnosis results obtained from experiments for open-circuit faults in $Q_1$–$Q_6$ using unmodified approach with 8 states.

<table>
<thead>
<tr>
<th>Fault location ($Q_j$)</th>
<th>Diagnosis time for OCF (% $T_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_1$</td>
<td>158.33</td>
</tr>
<tr>
<td>$Q_2$</td>
<td>70.83</td>
</tr>
<tr>
<td>$Q_3$</td>
<td>131.25</td>
</tr>
<tr>
<td>$Q_4$</td>
<td>106.25</td>
</tr>
<tr>
<td>$Q_5$</td>
<td>131.25</td>
</tr>
<tr>
<td>$Q_6$</td>
<td>70.83</td>
</tr>
<tr>
<td>Average FDI time</td>
<td>111.42</td>
</tr>
</tbody>
</table>

4.5.2 Experimental Results using 27 states

In order to decrease the fault diagnosis time to even a shorter time, a new level of voltage is considered in the digitalization stage. Hence, three levels of voltage has been considered which results in $3^3 = 27$ states in the voltage space. Only eight states are the healthy ones and the rest belong to the faulty situations. Fig. 4.16 illustrates the FDI results for diagnosis of an open-circuit fault in $Q_1$. As shown in Fig. 4.16a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_1$ is open-circuited at $t_f = 0.5s$. The faulty situation is indicate by $v_A \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{25, 7, 1, 0, 1, 7, 25\}$. As it can be seen in Fig. 4.16b, the right face of the cube is not touched by the members of $W$. 134
From Table 4.2, it can be seen that this face of cube determines the FBZ of $Q_1$. Hence, $J = 1$ is diagnosed by comparing $W$ to the FBZs, i.e.,

\[
W \cap F_1 = \{25,7,1,0,1,7,25\} \cap \{2,5,8,11,14,17,20,23,26\} = \{\} = \emptyset, \quad (4.68)
\]

\[
W \cap F_2 = \{25,7,1,0,1,7,25\} \cap \{0,3,6,9,12,15,18,21,24\} = \{0\} \neq \emptyset, \quad (4.69)
\]

\[
W \cap F_3 = \{25,7,1,0,1,7,25\} \cap \{6,7,8,15,16,17,24,25,26\} = \{7,5\} \neq \emptyset, \quad (4.70)
\]
Hence, \( W \) determines the location of the faulty switch. In this experiment, the diagnosis time is as soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.16a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of \( T_c \).

Fig. 4.17 illustrates the FDI results for diagnosis of an open-circuit fault in \( Q_2 \). As shown in Fig. 4.17a, \( v_A \), \( v_B \), and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_2 \) is open-circuited at \( t_f = 0.5s \). The faulty situation is indicate by \( v_A \approx 0 \). The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., \( W = \{2, 20, 26, 8, 2, 1, 2\} \). As it can be seen in Fig. 4.17b, the left face of the cube is not touched by the members of \( W \).

From Table. 4.2, it can be seen that this face of cube determines the FBZ of \( Q_2 \). Therefore, \( J = 2 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
W \cap F_4 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 1\} \neq \emptyset, \quad (4.71)
\]

\[
W \cap F_5 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{25\} \neq \emptyset, \quad (4.72)
\]

\[
W \cap F_6 = \{25, 7, 1, 0, 1, 7, 25\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 1, 7\} \neq \emptyset, \quad (4.73)
\]

\[
W \cap F_j = \emptyset \implies j = 1. \quad (4.74)
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.16a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of \( T_c \).

From Table. 4.2, it can be seen that this face of cube determines the FBZ of \( Q_2 \). Hence, \( J = 2 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
W \cap F_2 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 8, 20, 26\} \neq \emptyset, \quad (4.75)
\]

\[
W \cap F_3 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{\} \neq \emptyset, \quad (4.76)
\]

\[
W \cap F_4 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 26\} \neq \emptyset, \quad (4.77)
\]

\[
W \cap F_5 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{1, 2, 20\} \neq \emptyset, \quad (4.78)
\]

\[
W \cap F_6 = \{2, 20, 26, 8, 2, 1, 2\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{20, 26\} \neq \emptyset, \quad (4.79)
\]

\[
W \cap F_j = \emptyset \implies j = 2. \quad (4.81)
\]

136
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.17: Experimental results of on-line diagnosis of a OCF in Q2 with 27 states.

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.17a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 60.42% of $T_c$.

Fig. 4.18 illustrates the FDI results for diagnosis of an open-circuit fault in Q3. As
shown in Fig. 4.18a, \( v_A \), \( v_B \), and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5 \text{s} \). In this experiment, \( Q_3 \) is open-circuited at \( t_f = 0.5 \text{s} \). The faulty situation is indicated by \( v_B \approx 0 \). The switching states are calculated and shown in the fourth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., \( W = \{23, 5, 2, 0, 2, 5, 23\} \).

As it can be seen in Fig. 4.18b, the back face of the cube is not touched by the members of \( W \). From Table. 4.2, it can be seen that this face of cube determines the FBZ of \( Q_3 \). Hence, \( J = 3 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[
\begin{align*}
W \cap F_1 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 5, 23\} \neq \emptyset, \\
W \cap F_2 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{0\} \neq \emptyset, \\
W \cap F_3 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \emptyset, \\
W \cap F_4 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 2\} \neq \emptyset, \\
W \cap F_5 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{23\} \neq \emptyset, \\
W \cap F_6 &= \{23, 5, 2, 0, 2, 5, 23\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 2, 5\} \neq \emptyset, \\
W \cap F_j &= \emptyset \implies j = 3.
\end{align*}
\]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the fourth diagram of Fig. 4.18a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of \( T_c \).
(a) Time domain results.

(b) VSP.

Figure 4.18: Experimental results of on-line diagnosis of an OCF in Q$_3$ with 27 states.

Fig. 4.19 illustrates the FDI results for diagnosis of an open-circuit fault in Q$_4$. As shown in Fig. 4.19a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5$s. In this experiment, Q$_4$ is open-circuited at $t_f = 0.5$s. The faulty situation is indicated by $v_B \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{28, 8, 5, 3, 5, 8, 26\}$.
As it can be seen in Fig. 4.19b, the front face of the cube is not touched by the members of $W$. From Table 4.2, it can be seen that this face of cube determines the FBZ of $Q_4$. Hence, $J = 4$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{5, 8, 26\} \neq \emptyset,$$

(4.89)

$$W \cap F_2 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{3\} \neq \emptyset,$$

(4.90)
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

\[ W \cap F_3 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 26\} \neq \emptyset, \quad (4.91) \]

\[ W \cap F_4 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{\} = \emptyset, \quad (4.92) \]

\[ W \cap F_5 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{26\} \neq \emptyset, \quad (4.93) \]

\[ W \cap F_6 = \{28, 8, 5, 3, 5, 8, 26\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{3, 5, 8\} \neq \emptyset, \quad (4.94) \]

\[ W \cap F_j = \emptyset \implies j = 4. \quad (4.95) \]

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.19a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of \( T_c \).

Fig. 4.20 illustrates the FDI results for diagnosis of an open-circuit fault in \( Q_5 \). As shown in Fig. 4.20a, \( v_A, v_B, \) and \( v_C \), fluctuates between \( v \approx \pm 5V \) for \( t < 0.5s \). In this experiment, \( Q_5 \) is open-circuited at \( t_f = 0.5s \). The faulty situation is indicate by \( v_C \approx 0 \). The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., \( W = \{17, 8, 2, 0, 2, 8, 17\} \). As it can be seen in Fig. 4.20b, the top face of the cube is not touched by the members of \( W \). From Table. 4.2, it can be seen that this face of cube determines the FBZ of \( Q_5 \). Hence, \( J = 5 \) is diagnosed by comparing \( W \) to the FBZs, i.e.,

\[ W \cap F_1 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{2, 8, 17\} \neq \emptyset, \quad (4.96) \]

\[ W \cap F_2 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{0\} \neq \emptyset, \quad (4.97) \]

\[ W \cap F_3 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{8, 17\} \neq \emptyset, \quad (4.98) \]

\[ W \cap F_4 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{0, 2\} \neq \emptyset, \quad (4.99) \]

\[ W \cap F_5 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{\} = \emptyset, \quad (4.100) \]

\[ W \cap F_6 = \{17, 8, 2, 0, 2, 8, 17\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{0, 2, 8\} \neq \emptyset, \quad (4.101) \]

\[ W \cap F_j = \emptyset \implies j = 5. \quad (4.102) \]
CHAPTER 4. VSP-BASED FDI FOR OPEN-CIRCUIT FAULTS

(a) Time domain results.

(b) VSP.

Figure 4.20: Experimental results of on-line diagnosis of a OCF in Q5 with 27 states.

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.20a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 95.83% of \( T_c \).

Fig. 4.21 illustrates the FDI results for diagnosis of an open-circuit fault in Q6. As
shown in Fig. 4.21a, $v_A$, $v_B$, and $v_C$, fluctuates between $v \approx \pm 5V$ for $t < 0.5s$. In this experiment, $Q_6$ is open-circuited at $t_f = 0.5s$. The faulty situation is indicated by $v_C \approx 0$. The switching states are calculated and shown in the forth diagram of this figure. The fault detection window at the detection time consists of the last seven non-equal adjacent switching states, i.e., $W = \{20, 26, 17, 11, 9, 11, 17\}$. As it can be seen in Fig. 4.21b, the bottom face of the cube is not touched by the members of $W$.

Figure 4.21: Experimental results of on-line diagnosis of a OCF in $Q_6$ with 27 states.
From Table 4.2, it can be seen that this face of cube determines the FBZ of $Q_6$. Hence, $J = 6$ is diagnosed by comparing $W$ to the FBZs, i.e.,

$$W \cap F_1 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{2, 5, 8, 11, 14, 17, 20, 23, 26\} = \{11, 17, 20, 26\} \neq \emptyset, \quad (4.103)$$

$$W \cap F_2 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 3, 6, 9, 12, 15, 18, 21, 24\} = \{9\} \neq \emptyset, \quad (4.105)$$

$$W \cap F_3 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{6, 7, 8, 15, 16, 17, 24, 25, 26\} = \{17, 26\} \neq \emptyset, \quad (4.106)$$

$$W \cap F_4 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 1, 2, 9, 10, 11, 18, 19, 20\} = \{9, 11, 20\} \neq \emptyset, \quad (4.107)$$

$$W \cap F_5 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{18, 19, 20, 21, 22, 23, 24, 25, 26\} = \{20, 26\} \neq \emptyset, \quad (4.108)$$

$$W \cap F_6 = \{20, 26, 17, 11, 9, 11, 17\} \cap \{0, 1, 2, 3, 4, 5, 6, 7, 8\} = \{\} = \emptyset, \quad (4.110)$$

$$W \cap F_j = \emptyset \implies j = 6. \quad (4.111)$$

As soon as the faulty switch was diagnosed, the fault is cleared by applying the normal gate signals to the inverter to protect the devices. Thus, the width of the pulse in the forth diagram of Fig. 4.21a indicated the fault diagnosis time, and the amplitude of it determines the location of the faulty switch. In this experiment, the diagnosis time is equal to 70.83% of $T_c$.

Table 4.4 summarizes the fault diagnosis time for all of the 6 experiments using 27 states. As it can be seen from the experimental results, all of the open-circuit switch faults were successfully diagnosed within only one switching period.

Table 4.4: Summary of fault diagnosis results obtained from experiments for open-circuit faults in $Q_1$–$Q_6$ using modified approach with 27 states.

<table>
<thead>
<tr>
<th>Fault location ($Q_j$)</th>
<th>Diagnosis time for OCF (% $T_c$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_1$</td>
<td>95.83</td>
</tr>
<tr>
<td>$Q_2$</td>
<td>60.42</td>
</tr>
<tr>
<td>$Q_3$</td>
<td>95.83</td>
</tr>
<tr>
<td>$Q_4$</td>
<td>95.83</td>
</tr>
<tr>
<td>$Q_5$</td>
<td>95.83</td>
</tr>
<tr>
<td>$Q_6$</td>
<td>70.83</td>
</tr>
<tr>
<td>Average FDI time</td>
<td>70.83</td>
</tr>
</tbody>
</table>

144
4.6 Summary

In this chapter, the VSP-based FDI method for open-circuit faults was described. Fault-banned zones for the open-circuit switch faults were defined. Simulations and experiments were carried out for a six-switch inverter and all of the switch faults were successful isolated with the VSP-based FDI method. It has been shown that the VSP-based FDI method successfully isolates the open-circuit switch faults in less than one carrier period of the SPWM signal which is significantly faster than the conventional methods.
Chapter 5

Fault Diagnosis for Multi-Level Inverters

5.1 Introduction

This chapter presents a FDI method for diagnosis of short-circuit switch faults in \(m\)-phase \(n\)-level cascade inverters based on the measurement of pole voltages of each phase leg of the inverter. A brief introduction of FDI for multi-level inverters is discussed in Section 5.2. Section 5.3 proposes an input–output model of an \(n\)-level \(m\)-phase inverter. The SPWM control of the multi-level inverter is described in Section 5.4. The procedure of FDI is described in Section 5.5.

5.2 Background

The concept of multi-level inverters (MLIs) was first introduced in the early 70’s [90]. Instead of connecting a high power dc source to a central inverter with high rating switches (Fig. 5.1a), several full bridge (FB) inverters with lower voltage sources can be cascaded to generate the same level of output voltage. In this case, lower rate, lower cost switches can be used and a more efficient MPPT control for the PV or wind power systems is possible [91]. The quality of the ac output can also be improved through amplitude modulation (AM) techniques [37]. Low switching frequency can be used and in the meantime the THD can be reduced. In general, the switch losses are reduced and the efficiency and quality of the power conversion is improved by using
CHAPTER 5. FAULT DIAGNOSIS FOR MULTI-LEVEL INVERTERS

MLIs. MLIs well suit today’s requirements of solar power systems. Each solar panels can be connected to an individual dc-ac module as shown in Fig. 5.1b.

These modules can be cascaded in a multi-level topology to generate high level ac voltage in the output. The MLIs are more probable to fail because of existence of numerous switches in the circuit. Therefore, the reliability of MLI is a big concern. Fortunately, there exist duplicate switching states in the MLI which bring sufficient degree of freedom to tolerate the internal fault conditions [92]. Naturally, the switch faults occur and propagate very fast that bring several challenges in having a practical and reliable FTC [92]. The prerequisite of the fault tolerant control is fast and accurate FDI [92].

Different MLI topologies and their industrial applications in PV, wind power, marine propulsion, train traction, automotive applications, regenerative conveyors, class D amplifiers, hydropump storage, flexible ac transmission systems (FACTS), distributed generations, active filters, static compensators (STATCOM), dynamic voltage restorers (DVRs), unified power flow controllers (UPFCs), and unified power quality conditioners were studied in [92]. Liu et al. review fault diagnosis and tolerant control methods for modular multilevel converters (MMCs) in high voltage direct current (HVDC)
Multiple open-circuit fault detection and fault tolerant methods for the 3-level 3-phase neutral point clamped (NPC) active rectifier have been addressed in [94]. Boettcher et al. evaluate fault-tolerant 3L-NPC based back-to-back converter topologies for wind turbine systems (WTS) [95]. Ribeiro et al. presented a fault diagnosis and tolerant reconfiguration for a three-level boost converter in a PV power system [96].

In the spite of energy conversion systems, motor drives also benefit from MLIs in VSDs. Fault diagnosis and FTC of electrical machines and drives are reported to be the future research focus in this field [33]. FDI and FTC for electrical hybrid systems is reported in [97] and [98]. Several FDI methods have been used in the literature to diagnose faulty semiconductor switches in the MLIs. These methods include Park’s vector, normalized dc current, slope method, wavelet, fuzzy, and NNs. The majority of these methods only detect the faulty arm [93]. However, the exact location of the faulty switch is needed for an accurate and successful FTC.

### 5.3 Modeling the $n$-level $m$-phase Inverter

A multi-level inverter is a type of dc–ac converters which generates an ac waveform by converting dc voltage to a staircase waveform. Figure 5.2 illustrates a cascade $n$-level $m$-phase inverter. As it is shown in this figure, the basic module of a MLI is a HB inverter. Each HB inverter consists of two switches and adds a level of voltage to the output with amplitude $v_{bk}$ where $v_{bk}$ is the dc source connected to the $k^{th}$ HB inverter. In each phase leg,

$$N = n - 1$$  \hspace{1cm} (5.1)

HB inverter exist. Thus,

$$q = 2N$$  \hspace{1cm} (5.2)

switches are in each phase leg. These switches are controlled such that $n$ levels of voltage are achieved in the output of each phase. For an $n$-level inverter $2n - 1$ levels are defined that contain all healthy and faulty levels, i.e., for $Z_\phi \in \mathbb{N}_0, Z_\phi \leq 2N$,

$$L_\phi(t) = Z_\phi \leftarrow 0 \leq |v_\phi(t) - (Z_\phi - N)E| \leq \epsilon.$$  \hspace{1cm} (5.3)
Based on the structural model of the inverter, different switching states may exist that result in the desired voltage level. The value of the pole voltage of the $i^{th}$ HB module, 

$$v_{i,i-1} = v_i - v_{i-1},$$

(5.4)
can be calculated based on the value of the gate signals of its switches $G_{2i}^\phi$ and $G_{2i-1}^\phi$ and the amplitude of its dc source $v_{bi}$ as shown by (5.5),

$$v_{i,i-1} = \left[ G_{2i}^\phi \quad 1 - G_{2i-1}^\phi \right] \cdot \left[ \begin{array}{c} \frac{1}{v_{bi}} \\ \frac{1}{v_{N,0}} \end{array} \right].$$

(5.5)

In this equation, $G_{i}^\phi$ determines the gate signal of the $i^{th}$ switch of phase $\phi$. The phase voltage $v_{N,0}$ can be calculated as the summation of the pole voltages of all modules of
that phase leg,

\[
v_{N,0} = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N. \tag{5.6}
\]

Here, it is assumed all batteries are identical and \( v_{bn} = 2E \), thus,

\[
v_{\phi} = \begin{bmatrix} G_{2\phi} & 1 - G_{1\phi} \\
G_{4\phi} & 1 - G_{3\phi} \\
\vdots & \vdots \\
G_{2N\phi} & 1 - G_{2N-1\phi} \end{bmatrix} \cdot \begin{bmatrix} E \\
E \\
\vdots \\
E \end{bmatrix} = E \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} G_{2\phi}(t) & 1 - G_{1\phi}(t) \\
G_{4\phi}(t) & 1 - G_{3\phi}(t) \\
\vdots & \vdots \\
G_{2N\phi}(t) & 1 - G_{2N-1\phi}(t) \end{bmatrix} \cdot \begin{bmatrix} 1 \\
1 \\
\vdots \\
1 \end{bmatrix}. \tag{5.7}
\]

Hence, the voltage level of phase \( \phi \) at time \( t \) is

\[
L_{\phi}(t) = \frac{v_{\phi}}{E} = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} G_{2\phi}(t) & 1 - G_{1\phi}(t) \\
G_{4\phi}(t) & 1 - G_{3\phi}(t) \\
\vdots & \vdots \\
G_{2N\phi}(t) & 1 - G_{2N-1\phi}(t) \end{bmatrix} \cdot \begin{bmatrix} 1 \\
1 \\
\vdots \\
1 \end{bmatrix}. \tag{5.8}
\]

For the no-fault situation, the switches of each arm are complementary. Therefore,

\[
G_{2k}(t) = 1 - G_{2k-1}(t), \tag{5.9}
\]

and (5.8) can be simplified as follows;

\[
L_{\phi}(t) = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} G_{2\phi}(t) & G_{2\phi}(t) \\
G_{4\phi}(t) & G_{4\phi}(t) \\
\vdots & \vdots \\
G_{2N\phi}(t) & G_{2N\phi}(t) \end{bmatrix} \cdot \begin{bmatrix} 1 \\
1 \\
\vdots \\
1 \end{bmatrix} = 2 \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot G^\phi, \tag{5.10}
\]

where

\[
G^\phi = \begin{bmatrix} G_{2\phi}(t) & G_{4\phi}(t) & \cdots & G_{2N\phi}(t) \end{bmatrix}^T. \tag{5.11}
\]

The operating mode of the system at time \( t \), is defined as

\[
M^\phi(t) := B \cdot G^\phi, \tag{5.12}
\]

where

\[
B = \begin{bmatrix} 2^0 & 2^1 & 2^2 & \cdots & 2^{N-1} \end{bmatrix}_N. \tag{5.13}
\]
5.4 Control of the $n$-level $m$-phase Inverter

To generate sinusoidal waveform, SPWM control strategy is the common method to convert dc voltage into a sinusoidal waveform. To control the on–off state of each semiconductor switch in a SPWM $n$-level inverter, a control block generates $N$ PWM pulses $p_{\phi_1}(t), p_{\phi_2}(t), \cdots, p_{\phi_N}(t)$, by comparing the reference modulating signal, $r_{\phi}(t)$, to $N$ triangular carrier waveforms $c_1(t), c_2(t), \cdots, c_N(t)$. For $i = 1, 2, \cdots, N$, and $\phi = 1, 2, 3, \cdots, m$,

$$p_{\phi i}(t) := \begin{cases} 1, & r_{\phi}(t) \geq c_i(t) \\ 0, & r_{\phi}(t) < c_i(t) \end{cases}. \quad (5.14)$$

where,

$$r_{\phi}(t) := A_r \sin(2\pi F_r t + \phi_{\phi}) \quad (5.15)$$

is the reference signal and $A_r$ and $F_r$ are the amplitude and frequency of the reference signal. The displacement angle between reference and carrier signals, $\phi_{\phi}$, is determined by (5.16),

$$\phi_{\phi} = (\phi - 1) \frac{2\pi}{m}. \quad (5.16)$$

The carrier signals, $c_i(t)$ for $i = 1, 2, \cdots, N$, is defined as

$$c_i(t) = \frac{c(t) + (n - 2i)}{N}. \quad (5.17)$$

In this equation, $c(t)$ is the main carrier signal with amplitude $A_c$, frequency $F_c$, and period $T_c$,

$$c(t) := \begin{cases} 4A_c(F_c t - k - \frac{1}{4}), & \text{if } kT_c \leq t < (k + \frac{1}{2})T_c \\ -4A_c(F_c t - k - \frac{3}{4}), & \text{if } (k + \frac{1}{2})T_c \leq t < (k + 1)T_c \end{cases}$$

where $k = \lfloor \frac{t}{T_c} \rfloor. \quad (5.18)$

Based on the PWM signals, the level of the pole voltage is determined,

$$H(t) = H(1, h), \quad (5.19)$$

where

$$h = 1 + \log_2(1 + \sum_{i=1}^{N} 2^{N-i} p_{\phi i}), \quad (5.20)$$
and

\[ \mathbf{H} = \begin{bmatrix} 0 & 2 & 4 & \cdots & 2N \end{bmatrix}_n \] (5.21)

is the set of all healthy voltage levels.

### 5.4.1 Switching Modes

In this section, the switching modes are selected with two criteria:

1. All of the even voltage levels (normal levels) must be obtained with the selected modes.

2. The selected modes should result in different voltage levels under each fault scenario so that all of the switch faults be isolable.

Let \( \hat{G}^{\phi}_i \) be the state of \( i \)th switch of phase \( \phi \) in the faulty situation. If \( Q^\phi_j \) for \( 1 < j < q \) is short-circuited at \( t = t_f \), then

\[ \hat{G}^{\phi}_j(t) = 1, \] (5.22)

and

\[ \hat{G}^{\phi}_{j-1}(t) = 1 - G^\phi_j(t), \] (5.23)

for \( t > t_f \), and from (5.8) the voltage levels which can be achieved in the faulty situation can be calculated. For \( j = 2k - 1 \),

\[ L_j(t) = \frac{v_{\phi N}}{E} = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} G^{\phi}_1(t) & G^{\phi}_2(t) & \cdots & G^{\phi}_N(t) \\ G^{\phi}_2(t) & G^{\phi}_4(t) & \cdots & G^{\phi}_N(t) \\ \vdots & \vdots & \ddots & \vdots \\ G^{\phi}_2(t) & G^{\phi}_4(t) & \cdots & G^{\phi}_N(t) \end{bmatrix} \cdot \begin{bmatrix} 1 \\ 1 \\ \vdots \\ 1 \end{bmatrix} \]

\[ = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} 2G^{\phi}_1(t) \\ 2G^{\phi}_2(t) \\ \vdots \\ 2G^{\phi}_{2N}(t) \end{bmatrix}. \] (5.24)
On the other hand, for \( j = 2k \)

\[
L_j(t) = \frac{v_{\text{ph}}N}{E} = \begin{bmatrix} 1 & 1 & \cdots & 1 \end{bmatrix}_N \cdot \begin{bmatrix} G_2^\phi(t) & G_4^\phi(t) \\ G_4^\phi(t) & G_4^\phi(t) \\ \vdots & \vdots \\ 1 & G_j^\phi(t) \\ \vdots & \vdots \\ G_{2N}^\phi(t) & G_{2N}^\phi(t) \end{bmatrix} \cdot \begin{bmatrix} 1 \\ 1 \\ \vdots \\ 1 + G_j^\phi(t) \\ \vdots \\ 2G_{2N}^\phi(t) \end{bmatrix}.
\]

From (5.25) and (5.24),

\[
L_j^\phi(t) = T_j \cdot (G^\phi + A_j),
\]

where

\[
T_j = [t_1 \ t_2 \ \cdots \ t_N],
\]

\[
t_i = \begin{cases} 1 & \text{for } i = k, \\ 2 & \text{otherwise}, \end{cases}
\]

\[
k = 1 + \lfloor \frac{j-1}{2} \rfloor,
\]

and \( j \in \{1, 2, 3, \ldots, q\} \) is the location of the faulty switch, and

\[
q = 2(n - 1)
\]

is the number of switches per phase leg of an \( n \)-level inverter. and

\[
A_j = [a_{xy}]_{N \times 2N},
\]

\[
a_{xy} = \begin{cases} 1 & \text{if } j = 2x \\ 0 & \text{otherwise}. \end{cases}
\]
CHAPTER 5. FAULT DIAGNOSIS FOR MULTI-LEVEL INVERTERS

From (5.31), all of the voltage levels that can be achieved for different modes of the system can be calculated;

\[
L_j (1 \times 2^N) = T_j (1 \times N) \cdot (G + A_j) (N \times 2^N), \tag{5.31}
\]

where the columns of \( G \) are the mode numbers in base 2, i.e., and \( G(x,y) \) is the \( x^{th} \) digit of \( y \) in base 2, and

\[
A_j(x,y) = \begin{cases} 
1 & \text{if } x = k \wedge j = 2k, \\
0 & \text{Otherwise.} 
\end{cases} \tag{5.32}
\]

For the no-fault situation \( j = 0 \), and from (5.65)

\[
A_0 = [0]_{N \times 2^N} \tag{5.33}
\]

and

\[
T_0 = [2 \ 2 \ \cdots \ 2]_N. \tag{5.34}
\]

The voltage levels that can be observed in mode \( M \) of the system under fault condition \( Q_j \) are determined as

\[
O(M, j) := W(1 + j, 1 + M), \tag{5.35}
\]

where

\[
W = \begin{bmatrix}
L_0 \\
L_1 \\
\vdots \\
L_j \\
\vdots \\
L_{q-1}
\end{bmatrix}^{(q+1) \times 2^N}.
\]

From \( W_{(q+1) \times 2^N} \), proper modes of operation can be chosen such that all of the normal states are achieved in the no-fault situation. There exist \( V \) selections where

\[
V_{max} = \binom{2^N}{n} = \frac{2^N!}{(2^N - n)! (n)!}, \tag{5.37}
\]

Proper modes of operation are shown in \( W_v_{(q+1 \times n)} \) for \( v = 1, 2, \cdots, V \), where

\[
\forall y, z \in \mathbb{N}, 1 \leq y \leq n, 1 \leq z \leq 2^N \mid y = 1 + \frac{W(1,z)}{2} \implies W_v(x,y) = W(x,z), \tag{5.38}
\]

154
for $x = 1, 2, \cdots, q + 1$. Several $W_v$ matrices may be achieved from the above condition. One of them should be chosen by selecting $v$ such that isolability of all of the switch faults is obtained. To achieve this objective, an identification vector $D_v$, is assigned to $W_v$, i.e.,

$$D_v(x) = \sum_{h=1}^{n} 2^{W_v(x,h)}.$$  

If the members of $D_v$ are unique, all of the switch faults are isolable using selected $v$. In this case, the operating modes are calculated by (5.40),

$$M_v = \begin{bmatrix} 1 & 0 & 0 & \cdots & 0 \end{bmatrix}_{q+1} \cdot W_v.$$  

5.4.2 Control of a Three-Level Inverter

Figure 5.3 shows a 3-level 3-phase cascade VSI. For $n = 3$ levels, from (5.1) and (5.2), there exist $N = 2$ HB modules and $q = 4$ switches in each phase leg. From (5.21), the matrix of the healthy voltage levels is

$$H = \begin{bmatrix} 0 & 2 & 4 \end{bmatrix},$$

from (5.11),

$$G^\phi = \begin{bmatrix} G^\phi_2(t) & G^\phi_4(t) \end{bmatrix}^T,$$

and from (5.13),

$$B = \begin{bmatrix} 1 & 2 \end{bmatrix}.$$  

Thus, from (5.12),

$$M^\phi(t) := \begin{bmatrix} 1 & 2 \end{bmatrix} \cdot \begin{bmatrix} G^\phi_2(t) & G^\phi_4(t) \end{bmatrix}^T.$$  

For no-fault situation, $j = 0$, and from (5.33) and (5.34),

$$T_0 = \begin{bmatrix} 2 & 2 \end{bmatrix},$$

and

$$A_0 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}.$$  

For $j = 1, 2, 3, 4$, from (5.27),

$$T_1 = T_2 = \begin{bmatrix} 1 & 2 \end{bmatrix},$$

$$T_3 = T_4 = \begin{bmatrix} 2 & 2 \end{bmatrix}.$$
and

\[ T_3 = T_4 = \begin{bmatrix} 2 & 1 \end{bmatrix}, \]  
(5.48)

and from (5.30),

\[ A_1 = A_3 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{bmatrix}, \]  
(5.49)

\[ A_2 = \begin{bmatrix} 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 \end{bmatrix}, \]  
(5.50)

\[ A_4 = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 \end{bmatrix}, \]  
(5.51)

and

\[ G = \begin{bmatrix} 0 & 1 & 0 & 1 \\ 0 & 0 & 1 & 1 \end{bmatrix}. \]  
(5.52)
Replacing (5.45)–(5.42) in 5.31,

\[ L_0 = T_0 \cdot (G + A_0) = [2 \ 2] \cdot \left[ \begin{array}{c|c|c|c} 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] + \left[ \begin{array}{c|c|c|c} 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] = [0 \ 2 \ 2 \ 4], \quad (5.53) \]

\[ L_1 = T_1 \cdot (G + A_1) = [1 \ 2] \cdot \left[ \begin{array}{c|c|c|c} 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] + \left[ \begin{array}{c|c|c|c} 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] = [0 \ 1 \ 2 \ 3], \quad (5.54) \]

\[ L_2 = T_2 \cdot (G + A_2) = [1 \ 2] \cdot \left[ \begin{array}{c|c|c|c} 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] + \left[ \begin{array}{c|c|c|c} 1 & 1 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] = [1 \ 2 \ 3 \ 4], \quad (5.55) \]

\[ L_3 = T_3 \cdot (G + A_3) = [2 \ 1] \cdot \left[ \begin{array}{c|c|c|c} 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] + \left[ \begin{array}{c|c|c|c} 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] = [0 \ 2 \ 1 \ 3], \quad (5.56) \]

and

\[ L_4 = T_4 \cdot (G + A_4) = [2 \ 1] \cdot \left[ \begin{array}{c|c|c|c} 0 & 1 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 1 & 1 \end{array} \right] + \left[ \begin{array}{c|c|c|c} 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \end{array} \right] = [1 \ 3 \ 2 \ 4]. \quad (5.57) \]

Thus, from (5.36),

\[
\begin{pmatrix}
M_0 & M_1 & M_2 & M_3 \\
L_0 & 0 & 2 & 2 & 4 \\
L_1 & 0 & 1 & 2 & 3 \\
L_2 & 1 & 2 & 3 & 4 \\
L_3 & 0 & 2 & 1 & 3 \\
L_4 & 1 & 3 & 2 & 4 \\
\end{pmatrix}
\]

(5.58)

The voltage levels in each mode of operation, under different fault scenarios are determined by (5.58). For example, \( W(1, 3) = 2 \) shows in the no-fault situation, operating mode 2 results in \( L = 2 \), and \( W(4, 3) = 1 \) shows if \( Q_3 \) is faulty, operating mode 2.
results in $L = 1$. Using (5.38), $W_i$ is obtained for $v = 1, 2$;

$$W_1 = \begin{bmatrix}
    M_0 & M_1 & M_3 \\
    L_0 & 0 & 2 & 4 \\
    L_1 & 0 & 1 & 3 \\
    L_2 & 1 & 2 & 4 \\
    L_3 & 0 & 2 & 3 \\
    L_4 & 1 & 3 & 4 \\
\end{bmatrix}, \quad (5.59)$$

and

$$W_2 = \begin{bmatrix}
    M_0 & M_2 & M_3 \\
    L_0 & 0 & 2 & 4 \\
    L_1 & 0 & 2 & 3 \\
    L_2 & 1 & 3 & 4 \\
    L_3 & 0 & 1 & 3 \\
    L_4 & 1 & 2 & 4 \\
\end{bmatrix}. \quad (5.60)$$

From (5.39),

$$D_1 = \begin{bmatrix}
    21 \\
    11 \\
    22 \\
    13 \\
    26 \\
\end{bmatrix}, \quad (5.61)$$

and

$$D_2 = \begin{bmatrix}
    21 \\
    13 \\
    26 \\
    11 \\
    22 \\
\end{bmatrix}. \quad (5.62)$$

Since the members of $D_1$ and $D_2$ are unique, in both cases all of the switch faults are isolable. The operation modes of systems are calculated from (5.40);

$$M_1 = \begin{bmatrix}
    0 & 1 & 3 \\
\end{bmatrix}, \quad (5.63)$$

and

$$M_2 = \begin{bmatrix}
    0 & 2 & 3 \\
\end{bmatrix}. \quad (5.64)$$
5.5 Fault Detection and Isolation for the $n$-level $m$-phase Inverter

In this section, the procedure of the FDI of diagnosis single short-circuit faults for an $n$-level inverter is described. The fault diagnosis procedure starts by monitoring pole voltages and extracting the corresponding voltage levels. For $Z_{\phi} = 0, 1, 2, \cdots, 2N$,

$$L_{\phi}(t) = \begin{cases} Z_{\phi} & \text{if } \left| v_{\phi}(t) \right| \leq (Z_{\phi} - N)E \leq \varepsilon \\ L_{\phi}(t - T_s) & \text{Otherwise} \end{cases}. \quad (5.65)$$

As it is shown in (5.10), in the no-fault situation $L_{\phi}(t)$ is an even number. Thus, if

$$L_{\phi}(t_d) = 2k - 1, \quad (5.66)$$

a fault in phase $\phi$ is detected at $t = t_d$. Fig. 5.4 shows the fault detection flowchart.

![Flowchart of fault detection procedure for one phase leg.](image)

**Figure 5.4:** Flowchart of fault detection procedure for one phase leg.

After the faulty phase is detected at $t_d$, the location of the faulty switch should be determined. To achieve this objective, the normal switching is interrupted and isolating modes of the system are applied;

$$M(t_d + wT_s) = M_r(1, w), \quad (5.67)$$
and the system’s responses are collected in vector $\mathbf{O}$ for $w = 1, 2, \cdots, n$ observations, where

$$
\mathbf{O}(w) = L_{\varphi}(t_d + wT_s).
$$

(5.68)

Then the collected voltage levels are compared to the rows of $\mathbf{W}_v$. If for $y = 1, 2, \cdots, n$ $\mathbf{O} = \mathbf{W}_v(j + 1, y)$, then $Q_j$ of phase $\varphi$ is diagnosed as the faulty switch, i.e.,

$$
\forall y \in \mathbb{N}, 1 < y < n, \mathbf{O} = \mathbf{W}_v(i + 1, y) \implies j = i.
$$

(5.69)

This procedure needs maximum $n$ observations of the system, thus, diagnosis time is

$$
t_g = nT_s,
$$

that is equal to a few microseconds. The diagnosis is fast enough to be used as the first step towards the FTC. Fig. 5.5 shows the isolation procedure.

![Flowchart of fault isolation procedure for one phase leg.](image)

The FDI procedure is described for one phase leg of the inverter, and the FDI procedure is the same for all of the phases. The phase legs are considered independent to each other. Thus, multiple faults of different phases can be diagnoses simultaneously. In this procedure, it is assumed that the inverter responses to the mode changes
immediately within one sampling time $T_s$. Simulations verify this approach. However, in the experiments, the transitions between two level of voltage can be mistaken with a faulty level. In order to prevent false alarms caused by the transitions of the switching signals, the voltage signals of all phases can be considered together and the VSP-based FDI can be applied to diagnose the faults. In this case, the diagnosis time will be equal to $T_c$ as described in the previous section.

### 5.6 Simulations

Fig. 5.6 shows a 4-level 3-phase inverter. The 4-level 3-phase inverter consists of $q = 6$ IGBT switches per phase leg and 18 switches in total. To control the VSI in the no-fault situation, the proper modes of operation must be chose. These modes are calculated as described in Section 5.4.1 to ensure isolablity in the faulty situation.

For a 4-level inverter, $n = 4$, $N = 3$, and $q = 6$. The healthy levels are

$$H = [0 \ 2 \ 4 \ 6], \quad (5.70)$$

and from (5.3), all of the normal and faulty voltage levels are calculated for $n = 4$;

$$L_{\psi}(t) = \begin{cases} 0 & 0 \leq |\psi(t) + 3E| \leq \varepsilon \\ 1 & 0 \leq |\psi(t) + 2E| \leq \varepsilon \\ 2 & 0 \leq |\psi(t) + E| \leq \varepsilon \\ 3 & 0 \leq |\psi(t)| \leq \varepsilon \\ 4 & 0 \leq |\psi(t) - E| \leq \varepsilon \\ 5 & 0 \leq |\psi(t) - 2E| \leq \varepsilon \\ 6 & 0 \leq |\psi(t) - 3E| \leq \varepsilon \\ L_{\psi}(t - T_s) & \text{Otherwise.} \end{cases} \quad (5.71)$$

From (5.11),

$$G^\psi = \begin{bmatrix} G^\psi_2(t) & G^\psi_4(t) & G^\psi_6(t) \end{bmatrix}^T \quad (5.72)$$
Figure 5.6: Schematic of a 3-phase 4-level HB inverter.

From (5.31), $W$ is calculated, as shown in (5.73), and the proper operating modes are found, as shown in (5.74–5.79), through a search algorithm by a program written.
in MATLAB:

\[
W = \begin{pmatrix}
M_0 & M_1 & M_2 & M_3 & M_4 & M_5 & M_6 & M_7 \\
L_0 & 0 & 2 & 2 & 4 & 2 & 4 & 4 & 6 \\
L_1 & 0 & 1 & 2 & 3 & 2 & 3 & 4 & 5 \\
L_2 & 1 & 2 & 3 & 4 & 3 & 4 & 5 & 6 \\
L_3 & 0 & 2 & 1 & 3 & 2 & 4 & 3 & 5 \\
L_4 & 1 & 3 & 2 & 4 & 3 & 5 & 4 & 6 \\
L_5 & 0 & 2 & 2 & 4 & 1 & 3 & 3 & 5 \\
L_6 & 1 & 3 & 3 & 5 & 2 & 4 & 4 & 6 \\
\end{pmatrix},
\]

(5.73)

\[
M_1 = [0 \ 1 \ 3 \ 7], \quad (5.74)
\]

\[
M_2 = [0 \ 1 \ 5 \ 7], \quad (5.75)
\]

\[
M_3 = [0 \ 2 \ 3 \ 7], \quad (5.76)
\]

\[
M_4 = [0 \ 2 \ 6 \ 7], \quad (5.77)
\]

\[
M_5 = [0 \ 4 \ 5 \ 7], \quad (5.78)
\]

\[
M_6 = [0 \ 4 \ 6 \ 7]. \quad (5.79)
\]

Any of the calculated proper modes \(M_1\)–\(M_6\) can be selected for the control purpose. All of them result in the healthy voltage levels in the no-fault situation and in the meantime, guarantee isolability of faults in the faulty conditions. In the following experiments, \(M_1\) was selected to control the switches, i.e., \(v = 1\), and

\[
W_1 = \begin{pmatrix}
M_0 & M_1 & M_3 & M_7 \\
L_0 & 0 & 2 & 4 & 6 \\
L_1 & 0 & 1 & 3 & 5 \\
L_2 & 1 & 2 & 4 & 6 \\
L_3 & 0 & 2 & 3 & 5 \\
L_4 & 1 & 3 & 4 & 6 \\
L_5 & 0 & 2 & 4 & 5 \\
L_6 & 1 & 3 & 5 & 6 \\
\end{pmatrix},
\]

(5.80)
Fig. 5.7 illustrates one cycle of the reference and carrier signals for the no-fault situation. The selected control modes of the inverter are $M = [0, 1, 3, 7]$. All of the phase voltages are monitored and digitized. As soon as an odd-level is observed in $\phi$, it is detected as the faulty phase.

![Figure 5.7: PWM reference and carrier signals for a 4-level inverter under no-fault condition.](image)

For the isolation purpose, the isolating modes of the system are applied to the faulty phase and the digitized values of the pole voltage of the faulty phase are collected, i.e.,

For $w = 1$, $M(t_d + T_s) = M(1, 1) = 0$, $\implies O(1) = L_1(t_d + T_s) = 0$ (5.81)

For $w = 2$, $M(t_d + 2T_s) = M(1, 2) = 1$, $\implies O(2) = L_1(t_d + 2T_s) = 1$ (5.82)

For $w = 3$, $M(t_d + 3T_s) = M(1, 3) = 3$, $\implies O(3) = L_1(t_d + 3T_s) = 3$ (5.83)

For $w = 4$, $M(t_d + 4T_s) = M(1, 4) = 7$, $\implies O(4) = L_1(t_d + 4T_s) = 5$ (5.84)

$O = [0 \ 1 \ 3 \ 5]$, (5.85)

Comparing to (5.80), $O$ is equal to the second row of $W_1$, i.e.,

$\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(2, y) \implies j = 1$, (5.86)

therefore, $Q_1$ of phase $\phi = 1$ is diagnosed as the faulty switch. Fig. 5.8 illustrates the pole voltage of the faulty phase $v_\phi$ and its digitized value $u_\phi$. For the healthy situation,
$u_A = 0, 2, 4, 6$ and as soon as $u_A(t_d) = 3$ is monitored, the faulty phase is detected at $t = t_d$. Fig. 5.9 illustrates the simulation results of diagnosis a short-circuit fault in $Q_1$.

![Diagram](image)

Figure 5.8: The continuous and digitized values of the faulty phase.

![Diagram](image)

Figure 5.9: The simulation results of diagnosis a short-circuit fault in $Q_1$ of a 4-level inverter.
In this experiment, \( F_r = 60.0 \text{ Hz}, \) \( F_c = 1 \text{ KHz}, \) and the sampling time \( T_s \) is equal to 38.58\( \mu \text{s}. \) Fig. 5.10 illustrates the simulation results of diagnosis a short-circuit fault in \( Q_2. \) In this experiment, the switch fault is detected in \( \phi = 1 \) by observing \( U_a = 1. \) Then the isolating modes are applied and the following voltage levels are observed:

For \( w = 1, \) \( M(t_d + T_s) = M(1,1) = 0, \) \( \implies O(1) = L_1(t_d + T_s) = 1 \) \( (5.87) \)

For \( w = 2, \) \( M(t_d + 2T_s) = M(1,2) = 1, \) \( \implies O(2) = L_1(t_d + 2T_s) = 2(5.88) \)

For \( w = 3, \) \( M(t_d + 3T_s) = M(1,3) = 3, \) \( \implies O(3) = L_1(t_d + 3T_s) = 4(5.89) \)

For \( w = 4, \) \( M(t_d + 4T_s) = M(1,4) = 7, \) \( \implies O(4) = L_1(t_d + 4T_s) = 6(5.90) \)

\[
O = [1 \ 2 \ 4 \ 6], 
\]

Comparing to (5.80), \( O \) is equal to the third row of \( W_1, \) i.e.,

\[
\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(3,y) \implies j = 2, 
\]

hence, \( Q_2 \) of phase \( \phi = 1 \) is diagnosed as the faulty switch.

Figure 5.10: The simulation results of diagnosis a short-circuit fault in \( Q_2 \) of a 4-level inverter.
Fig. 5.11 illustrates the simulation results of diagnosis a short-circuit fault in $Q_3$. In this experiment, the switch fault is detected in $\phi = 1$ by observing $U_a = 3$. Then the isolating modes are applied and the following voltage levels are observed:

For $w = 1$, $M(t_d + T_s) = M(1, 1) = 0 \implies O(1) = L_1(t_d + T_s) = 0$ \hspace{1cm} (5.93)
For $w = 2$, $M(t_d + 2T_s) = M(1, 2) = 1 \implies O(2) = L_1(t_d + 2T_s) = 2$ \hspace{1cm} (5.94)
For $w = 3$, $M(t_d + 3T_s) = M(1, 3) = 3 \implies O(3) = L_1(t_d + 3T_s) = 3$ \hspace{1cm} (5.95)
For $w = 4$, $M(t_d + 4T_s) = M(1, 4) = 7 \implies O(4) = L_1(t_d + 4T_s) = 5$ \hspace{1cm} (5.96)

$$O = [0 \ 2 \ 3 \ 5], \hspace{1cm} (5.97)$$

Comparing to (5.80), $O$ is equal to the forth row of $W_1$, i.e.,

$$\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(4, y) \implies j = 3, \hspace{1cm} (5.98)$$

hence, $Q_3$ of phase $\phi = 1$ is diagnosed as the faulty switch.

Figure 5.11: The simulation results of diagnosis a short-circuit fault in $Q_3$ of a 4-level inverter.
Fig. 5.12 illustrates the simulation results of diagnosis a short-circuit fault in $Q_4$. In this experiment, the switch fault is detected in $\phi = 1$ by observing $U_a = 3$. Then the isolating modes are applied and the following voltage levels are observed:

For $w = 1$, $M(t_d + T_s) = M(1, 1) = 0$, $\implies O(1) = L_1(t_d + T_s) = 1$ \hspace{1cm} (5.99)

For $w = 2$, $M(t_d + 2T_s) = M(1, 2) = 1$, $\implies O(2) = L_1(t_d + 2T_s) = (5.100)

For $w = 3$, $M(t_d + 3T_s) = M(1, 3) = 3$, $\implies O(3) = L_1(t_d + 3T_s) = (5.101)$

For $w = 4$, $M(t_d + 4T_s) = M(1, 4) = 7$, $\implies O(4) = L_1(t_d + 4T_s) = (5.102)$

$O = \begin{bmatrix} 1 & 3 & 4 & 6 \end{bmatrix}$, \hspace{1cm} (5.103)

Comparing to (5.80), $O$ is equal to the fifth row of $W_1$, i.e.,

$\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(5, y) \implies j = 4$, \hspace{1cm} (5.104)

hence, $Q_4$ of phase $\phi = 1$ is diagnosed as the faulty switch.

Figure 5.12: The simulation results of diagnosis a short-circuit fault in $Q_4$ of a 4-level inverter.
Fig. 5.13 illustrates the simulation results of diagnosis a short-circuit fault in $Q_5$. In this experiment, the switch fault is detected in $\varphi = 1$ by observing $U_a = 5$. Then the isolating modes are applied and the following voltage levels are observed:

For $w = 1$, $M(t_d + T_s) = M(1, 1) = 0 \implies O(1) = L_1(t_d + T_s) = 0$ (5.105)

For $w = 2$, $M(t_d + 2T_s) = M(1, 2) = 1 \implies O(2) = L_1(t_d + 2T_s) = 5$ (5.106)

For $w = 3$, $M(t_d + 3T_s) = M(1, 3) = 3 \implies O(3) = L_1(t_d + 3T_s) = 5$ (5.107)

For $w = 4$, $M(t_d + 4T_s) = M(1, 4) = 7 \implies O(4) = L_1(t_d + 4T_s) = 5$ (5.108)

$O = [0 \ 2 \ 4 \ 5]$, (5.109)

Comparing to (5.80), $O$ is equal to the sixth row of $W_1$, i.e.,

$\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(6, y) \implies j = 5$, (5.110)

hence, $Q_5$ of phase $\varphi = 1$ is diagnosed as the faulty switch.

Figure 5.13: The simulation results of diagnosis a short-circuit fault in $Q_5$ of a 4-level inverter.
Fig. 5.14 illustrates the simulation results of diagnosis a short-circuit fault in $Q_6$. In this experiment, the switch fault is detected in $\phi = 1$ by observing $U_a = 5$. Then the isolating modes are applied and the following voltage levels are observed:

For $w = 1, \quad M(t_d + T_s) = M(1, 1) = 0, \quad \implies \quad O(1) = L_1(t_d + T_s) = 1$ \hspace{1cm} (5.111)

For $w = 2, \quad M(t_d + 2T_s) = M(1, 2) = 1, \quad \implies \quad O(2) = L_1(t_d + 2T_s) = 6$ \hspace{1cm} (5.112)

For $w = 3, \quad M(t_d + 3T_s) = M(1, 3) = 3, \quad \implies \quad O(3) = L_1(t_d + 3T_s) = 5$ \hspace{1cm} (5.113)

For $w = 4, \quad M(t_d + 4T_s) = M(1, 4) = 7, \quad \implies \quad O(4) = L_1(t_d + 4T_s) = 6$ \hspace{1cm} (5.114)

$$O = [1 \ 3 \ 5 \ 6],$$ \hspace{1cm} (5.115)

Comparing to (5.80), $O$ is equal to the seventh row of $W_1$, i.e.,

$$\forall y \in \mathbb{N}, 1 < y < 4, O = W_1(7, y) \implies j = 6,$$ \hspace{1cm} (5.116)

hence, $Q_6$ of phase $\phi = 1$ is diagnosed as the faulty switch.

Figure 5.14: The simulation results of diagnosis a short-circuit fault in $Q_6$ of a 4-level inverter.
CHAPTER 5. FAULT DIAGNOSIS FOR MULTI-LEVEL INVERTERS

5.7 Experiments

In this section, experimental results of diagnosis switch faults of a three-phase three-level inverter are shown. Figure 5.15 shows a three-phase full-bridge VSI consisting of 12 MOSFET switches.

![Figure 5.15: Three-phase full-bridge inverter with 12 switches.](image)

Figure 5.16 depicts the schematic of the experimental set-up which was designed to diagnose switch faults in a MLI based on full-bridge topology. The RFP70N06 MOSFETS were selected for this set-up. The MOSFETS were driven with the full-bridge drive IC HIP4082. The power side was isolated from the control side using HPCL2232 opto-couplers. The control signals were generated in a PC and applied to the circuit through NI PCI6025e I–O card as described in Section 3.6. The HIP4082 has an intrinsic safety operation that prevents some of the gate-misfiring faults. Thus, it was not possible to simulate gate misfiring faults in the upper switches of the full bridge inverter, $Q_3$ and $Q_2$. 

171
Figure 5.16: The schematic of the experimental set-up
CHAPTER 5. FAULT DIAGNOSIS FOR MULTI-LEVEL INVERTERS

Table 5.1 shows the truth table of the HIP4082. In Fig. 5.17 the experimental result

Table 5.1: Truth table of HIP 4082 H-Bridge FET Driver IC (Appendix D).

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALL, BLI, AHI, BHI, VDDUV, VMHVUV, DIS</td>
<td>ALO, BLO, AHI, BHO</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

NOTE: X signifies that input can be either a "1" or "0".

of diagnosis of an a short-circuit fault \( Q_{a1} \) is illustrated. The first four diagrams of this figure show the gate control signal, and the voltage signals of the three phases are shown in the next three diagrams. In the FDI stage, 5 levels of voltage have been defined (three healthy plus two faulty levels) that results in \( 5^3 = 125 \) levels. Thus, the state value varies between 0 to 124 as shown in the eight diagram. The last diagram in this figure shows the FDI result; \( J=0 \) indicates no-fault and \( J=1 \) indicates diagnosis a short-circuit fault in \( Q_1 \). In this experiment, \( G_1(t > t_f) = 1 \) where \( t_f = 1.95 \) ms is the time when the fault was inserted. As it can be seen in this figure, for the no-fault situation, \( v_A, v_B, \) and \( v_C \) fluctuate between three levels of voltage (-10, 0, +10). However, after the fault occurred in phase A, \( v_A \neq +10V \). Considering the structural model of the inverter and the truth table of the driver IC, the FBZs of the FBI were updated and the VSP-based FDI was applied to diagnose the faulty switch.
Figure 5.17: Experimental results of FDI for short-circuit fault in $Q_{a1}$.

In the other experiment, a short-circuit fault was inserted in $Q_{a4}$. In Fig. 5.18, the first four diagrams show the gate control signal, and the voltage signals of the three phases are shown in the next three diagrams. The last diagram in this figure shows the FDI result; $J=0$ indicates no-fault and $J=4$ indicates diagnosis a short-circuit fault in...
In this experiment, \( G_4(t > t_f) = 1 \) where \( t_f \) is the time when the fault was inserted.

As it can be seen in this figure, for the no-fault situation, \( v_A, v_B, \) and \( v_C \) fluctuate between three levels of voltage (-10, 0, +10). However, after the fault occurred in phase A, \( v_A \neq -10V \). Considering the structural model of the inverter and the truth table of the driver IC, the FBZs of the FBI were updated and the VSP-based FDI was applied to diagnose the faulty switch.
5.8 Summary

In this chapter, a FDI method was proposed for locating semiconductor switch faults in the multi-level multi-phase VSIs. A general model describing the cascade HBI was introduced and the operating modes of the system were defined. It was shown how to control the switches and to select proper switching modes to obtain isolability in the FDI stage.

This chapter presented a FDI method for diagnosis of short-circuit switch faults in \( m \)-phase \( n \)-level cascade inverters based on the measurement of pole voltages of each phase leg of the inverter. The proposed FDI method requires only one voltage detector per phase leg to accurately isolate a faulty switch among \( 2m(n-1) \) switches in a \( n \)-level \( m \)-phase VSI. The pole voltage of each phase was monitored and digitized into \( 2n-1 \) levels. A fault was detected when an odd level of voltage was observed. After the fault was detected, certain switching modes were applied to the inverter and the resulting voltage levels were gathered. By comparing finite numbers of the observed voltage levels to the fault signature sets, the location of the faulty switch was determined. The diagnosis time was equal to only a few sampling time which is significantly faster than the existing FDI methods. It takes only \( t_g = nT_s \) between the time when the switch fault affects the circuit and the time when it is isolated. This quick FDI time allows isolating the switch and implementation of a proper FTC after the fault isolation.

In the next chapter, a FTC strategy is described and the ability of diagnosis switch faults in a 18-switch cascade HB VSI with only three voltage detectors using the FDI method which was described in this Chapter is demonstrated.
Chapter 6

Fault tolerant Control

6.1 Introduction

In this chapter, the fault tolerant control (FTC) of a multi-level inverter containing a short-circuit fault is described. A short-circuit switch fault causes high short-circuit current in the faulty module of the inverter which can damage the other switches of the inverter and the voltage sources connecting to them. It also distorts the switching pattern and the resulting sinusoidal waveform which increases the THD. In this case, the balance of the multi-phase inverter is also missed. The control of the inverter in the faulty situation should be changed so that it can continue its operation with minimum side effects. The objective of FTC can be divided into two main items:

1. Self-healing for the phase with the faulty switch which includes protecting the healthy components by preventing the short-circuit current, and reducing total harmonic distortion (THD) of the faulty phase.

2. Re-phasing the gate control signals for the balance of the multi-phase inverter.

Consider the 4-level 3-phase inverter of Fig. 6.1 with \( q = 6 \) IGBT switches per phase leg and 18 switches in total.
Figure 6.1: Schematic of a 3-phase 4-level HB inverter.
In the no-fault situation, the phase voltages are as follow:

\[ v_1(t) \propto X_1(t) = A_1 \sin(2\pi F_r t + \phi_1), \]  
\[ v_2(t) \propto X_2(t) = A_2 \sin(2\pi F_r t + \phi_2), \]  
\[ v_3(t) \propto X_3(t) = A_3 \sin(2\pi F_r t + \phi_3). \]  

and

\[ A_1 = A_2 = A_3 = N A_s, \]  

where \( A_s \) is the amplitude of the sinusoidal signals and \( A_s \propto E \) which is the amplitude of each dc source. Thus, the line voltages are in balance, i.e,

\[ |X_1(t) - X_2(t)| = |X_1(t) - X_3(t)|, \]  
\[ |X_1(t) - X_2(t)| = |X_2(t) - X_3(t)|, \]  
\[ |X_1(t) - X_3(t)| = |X_2(t) - X_3(t)|. \]  

In the faulty situation, (6.4) is not valid anymore, disturbing the line voltage balance of (6.5–6.7). Let define the three phases quantities in the faulty situation with \( \hat{\text{\~{}}}_\text{\~{}}} \). The FTC problem of a three-phase inverter can be solved by finding appropriate switching states which result in

\[ |\hat{X_1}(t) - \hat{X_2}(t)| = |\hat{X_1}(t) - \hat{X_3}(t)|, \]  
\[ |\hat{X_1}(t) - \hat{X_2}(t)| = |\hat{X_2}(t) - \hat{X_3}(t)|, \]  
\[ |\hat{X_1}(t) - \hat{X_3}(t)| = |\hat{X_2}(t) - \hat{X_3}(t)|. \]  

The first task of the FTC is the protection of the other devices of the faulty module, reducing THD of the faulty leg, and achieving the balance in the line voltages which are described in the next sections.
6.2 Protection

Existence of the faulty switch causes a very high short-circuit current in the inverter and the voltage source of the faulty HB module. For example, consider a short-circuit fault in $Q_{1a}$ of the inverter of Fig. 6.1. Fig. 6.2 illustrates how the current signal of the faulty phase is distorted after fault occurred for $t > t_f$. The current signals of $Q_1$ and the dc source connected to it are shown in Fig. 6.3.

Figure 6.2: Current signals of the three phases and the digitized voltage of the faulty phase. A short-circuit fault has occurred at $t=0.05$ s.

As it can be seen in Fig. 6.3, existence of the faulty switch causes a very high short-circuit current in the inverter and the voltage source of the faulty HB module. Thus, the FTC needs to be applied to protect the switches and the voltage source. To achieve this objective, the first task is to break the short-circuit loop by opening the complementary switch of the faulty leg. Let assume $Q_j$ is faulty and $j$ is known from the FDI stage.
CHAPTER 6. FAULT TOLERANT CONTROL

Figure 6.3: Current signals of the faulty switch and the connected voltage source. A short-circuit fault has occurred at $t=0.05$ s.

The location of the faulty module is determined by $k$ as shown in (5.28). In the faulty situation,

$$\hat{G}_\varphi(t) = 1,$$  \hspace{1cm} (6.11)

and the state of the faulty switch is not controllable anymore. Thus, the first task is to open the complementary switch of module $k$;

$$\hat{G}_\varphi^{2k}(t) = 0, \quad \text{for } j = 2k - 1,$$  \hspace{1cm} (6.12)

$$\hat{G}_\varphi^{2k}(t) = 0, \quad \text{for } j = 2k.$$  \hspace{1cm} (6.13)

By this reconfiguration, the faulty module is bypassed and one level of voltage is missed in the faulty phase $\varphi$, i.e.,

$$\hat{A}_\varphi = (N - 1)A_s.$$  \hspace{1cm} (6.14)
6.3 Reducing THD

The THD is the ratio of the root mean square (rms) value of the total harmonics of a periodic signal to the rms value of its fundamental harmonic. Fig. 6.4 illustrates the pole voltage signals of one phase leg of a 4-level inverter. The current signal is shown for a series RL load with $R = 1\, \Omega$ and $L = 5.6\, mH$. The THD in the no-fault operating condition is $THD = 0.02741$. In these simulations, the fundamental THD is calculated, i.e.,

$$THD = \sqrt{\sum_{\alpha=2}^{\infty} \frac{I_{\alpha}^2}{I_{\text{rms}}^2}}.$$  \hspace{1cm} (6.15)

As it can be seen in Fig. 6.5, in the presence of a short-circuit fault in $Q_1$, some voltage levels are not achieved and the sinusoidal current waveform is distorted. The THD for the current signal with a short-circuit fault in $Q_1$ is $THD = 0.06055$.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{current_and_voltage_signals.png}
\caption{Current and voltage signals of phase 1 in no-fault situation.}
\end{figure}
Figure 6.5: Current and voltage signals of phase 1. A short-circuit fault exists in $Q_1$.

Fig. 6.6 shows that in the presence of a short-circuit fault in $Q_2$, the sinusoidal current waveform is distorted, thus, THD for the current signal increases in comparison to the no-fault situation. TDH=0.06057 in this case. Similarly, Fig. 6.7–6.10 show the voltage and current signals in the presence of a short-circuit fault in $Q_3–Q_6$. As the sinusoidal current waveform is distorted the THD level increases in comparison to the no-fault situation. The THD for the current signal with a short-circuit fault in $Q_3–Q_6$ is TDH=0.04736, TDH=0.04736, TDH=0.5392, and TDH=0.0541 respectively.
CHAPTER 6. FAULT TOLERANT CONTROL

Figure 6.6: Current and voltage signals of phase 1. A short-circuit fault exists in $Q_2$.

Figure 6.7: Current and voltage signals of phase 1. A short-circuit fault exists in $Q_3$. 

184
CHAPTER 6. FAULT TOLERANT CONTROL

Figure 6.8: Current and voltage signals of phase 1. A short-circuit fault exists in $Q_4$.

Figure 6.9: Current and voltage signals of phase 1. A short-circuit fault exists in $Q_5$. 

185
As it was shown in these figures, existence of a faulty switch in the inverter distorts the voltage switching waveform, hence the resulting filtered signal (e.g. load current) will not be a perfect sinusoidal waveform anymore and the level of the THD increases in the faulty signal.

To reduce the THD of the faulty phase, the switching modes need to be modified to gain a perfect sinusoidal output with the maximum possible amplitude. As a result of protection stage (6.14), after bypassing the faulty module one voltage level is missed. Thus, the PWM control signals of the $n$-level inverter results in an imperfect sinusoidal waveform. To reduce the THD the reference sinusoidal signal of the SPWM control module is changed to a lower amplitude signal and the SPWM control of $n-1$-level inverter are applied to the remaining modules. This reconfiguration ensures a perfect sinusoidal output which has the same THD as the healthy $n-1$-level inverter. Thus, the operating modes of the system are changed as follow;

$$1 \leq y \leq 2^{N-1}, 0 \leq i \leq N : \mathbf{W}(j+1,y) = 2i \implies j\hat{M}(x) = y - 1, \quad (6.16)$$
for \(1 \leq x \leq n\), where \(W\) is the proper modes of operation as defined in (5.36). For example, for the 4-level inverter of Fig. 5.6, as described in Section 5.6, \(W\) is calculated, as shown in (6.17), and the proper operating modes are found, as shown in (6.18–6.23) in the no-fault situation.

\[
W = \begin{pmatrix}
    M_0 & M_1 & M_2 & M_3 & M_4 & M_5 & M_6 & M_7 \\
    L_0 & 0 & 2 & 2 & 4 & 2 & 4 & 4 & 6 \\
    L_1 & 0 & 1 & 2 & 3 & 2 & 3 & 4 & 5 \\
    L_2 & 1 & 2 & 3 & 4 & 3 & 4 & 5 & 6 \\
    L_3 & 0 & 2 & 1 & 3 & 2 & 4 & 3 & 5 \\
    L_4 & 1 & 3 & 2 & 4 & 3 & 5 & 4 & 6 \\
    L_5 & 0 & 2 & 2 & 4 & 1 & 3 & 3 & 5 \\
    L_6 & 1 & 3 & 3 & 5 & 2 & 4 & 4 & 6
\end{pmatrix}, \quad (6.17)
\]

\[
M_1 = \begin{bmatrix}
    0 & 1 & 3 & 7
\end{bmatrix}, \quad (6.18)
\]
\[
M_2 = \begin{bmatrix}
    0 & 1 & 5 & 7
\end{bmatrix}, \quad (6.19)
\]
\[
M_3 = \begin{bmatrix}
    0 & 2 & 3 & 7
\end{bmatrix}, \quad (6.20)
\]
\[
M_4 = \begin{bmatrix}
    0 & 2 & 6 & 7
\end{bmatrix}, \quad (6.21)
\]
\[
M_5 = \begin{bmatrix}
    0 & 4 & 5 & 7
\end{bmatrix}, \quad (6.22)
\]
\[
M_6 = \begin{bmatrix}
    0 & 4 & 6 & 7
\end{bmatrix}. \quad (6.23)
\]

From (6.16) and (6.17), the operating modes of the system in the faulty condition \(j\hat{M}\) are calculated where \(j\) is the location of the faulty switch which was obtained from the FDI stage. For example, \(j\hat{M}\) is calculated for \(j = 0\) to 6;

\[
1\hat{M} = \begin{bmatrix}
    0 & 2 & 4 & 6
\end{bmatrix}, \quad (6.24)
\]
\[
2\hat{M} = \begin{bmatrix}
    1 & 3 & 5 & 7
\end{bmatrix}, \quad (6.25)
\]
\[
3\hat{M} = \begin{bmatrix}
    0 & 1 & 4 & 5
\end{bmatrix}, \quad (6.26)
\]
\[
4\hat{M} = \begin{bmatrix}
    2 & 3 & 6 & 7
\end{bmatrix}, \quad (6.27)
\]
\[
5\hat{M} = \begin{bmatrix}
    0 & 1 & 2 & 3
\end{bmatrix}, \quad (6.28)
\]
\[
6\hat{M} = \begin{bmatrix}
    4 & 5 & 6 & 7
\end{bmatrix}. \quad (6.29)
\]
Figures 6.11–6.16 illustrates the voltage and current signals of a 4-level inverter with the fault tolerant control. In the spite of existence of a faulty switch in the inverter, the resulting THD is reduced to THD=0.03963 in all of the fault scenarios.

Figure 6.11: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_1$.

Figure 6.12: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_2$. 
Figure 6.13: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_3$.

Figure 6.14: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in $Q_4$. 

189
Figure 6.15: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in \( Q_5 \).

Figure 6.16: Current and voltage signals of phase 1 with FTC when a short-circuit fault exists in \( Q_6 \).
6.4 Balancing the faulty Inverter

The third objective of FTC is to maintain the balance of the multi-phase system in presence of fault. For a single phase inverter this objective is eliminated. The FTC used in this section results in the same phase differences as in the healthy situation. However, the amplitude of the faulty phase is reduced by one level and the line voltages are not equal anymore. In some applications it is necessary to ensure the balance of the line voltage. Thus, a method is adopted to ensure the balance of the line voltages with the maximum possible amplitude in the faulty situation. This concept is similar to what was used by ADLINK [99]. From (5.15)

\[ v_1(t) \propto X_1(t) = A_1 \sin(2\pi F_r t + \phi_1), \]  
\[ v_2(t) \propto X_2(t) = A_2 \sin(2\pi F_r t + \phi_2), \]  
\[ v_3(t) \propto X_3(t) = A_3 \sin(2\pi F_r t + \phi_3). \]

In the healthy situation,

\[ A_1 = A_2 = A_3 = NA_s, \]  

where \( A_s \) is the amplitude of the sinusoidal signals and \( A_s \propto E \). However, after the FTC is applied to the faulty phase, a sinusoidal signal with a reduced amplitude is achieved, i.e., for \( \phi = 1 \),

\[ \hat{X}_1(t) = (N-1)A_s \sin(2\pi F_r t + \phi_1), \]  

In the no-fault situation,

\[ X_1(t) + X_2(t) + X_3(t) = 0, \]

while in the FTC condition,

\[ \hat{X}_1(t) + X_2(t) + X_3(t) = A_s \sin(2\pi F_r t + \phi_0), \]

where \( \phi_0 = \pi \). Therefore, a sinusoidal component appears in the null, and the line-line voltages are not equal. A balance in the line-line voltages can be obtained by solving
the following equations and obtaining proper \( \hat{\phi} \) for each phase,

\[
|\hat{X}_1(t) - \hat{X}_2(t)| = |\hat{X}_1(t) - \hat{X}_3(t)|, \tag{6.37}
\]

\[
|\hat{X}_1(t) - \hat{X}_2(t)| = |\hat{X}_2(t) - \hat{X}_3(t)|, \tag{6.38}
\]

\[
|\hat{X}_1(t) - \hat{X}_3(t)| = |\hat{X}_2(t) - \hat{X}_3(t)|. \tag{6.39}
\]

Replacing (6.30), (6.31), and (6.32) in (6.38), (6.39), and (6.37) yields

\[
|\hat{A}_1 \angle \hat{\phi}_1 - \hat{A}_2 \angle \hat{\phi}_2| = |\hat{A}_1 \angle \hat{\phi}_1 - \hat{A}_3 \angle \hat{\phi}_3| \tag{6.40}
\]

\[
|\hat{A}_1 \angle \hat{\phi}_1 - \hat{A}_2 \angle \hat{\phi}_2| = |\hat{A}_2 \angle \hat{\phi}_2 - \hat{A}_3 \angle \hat{\phi}_3| \tag{6.41}
\]

\[
|\hat{A}_1 \angle \hat{\phi}_1 - \hat{A}_3 \angle \hat{\phi}_3| = |\hat{A}_2 \angle \hat{\phi}_2 - \hat{A}_3 \angle \hat{\phi}_3|. \tag{6.42}
\]

Where \( \hat{A}_2 = \hat{A}_3 = NA_s \), \( \hat{A}_1 = (N-1)A_s \), to keep the maximum amplitude of the healthy phases, and

\[
\hat{\phi}_1 + \hat{\phi}_2 + \hat{\phi}_3 = 2\pi. \tag{6.45}
\]

By solving (6.37)–(6.39), the phase angles in the FTC mode, \( \hat{\phi} \), will be obtained. From (6.40)–(6.42),

\[
\hat{A}_1^2 + \hat{A}_2^2 - 2\hat{A}_1\hat{A}_2 \cos(\hat{\phi}_1 - \hat{\phi}_2) = \hat{A}_1^2 + \hat{A}_3^2 - 2\hat{A}_1\hat{A}_3 \cos(\hat{\phi}_1 - \hat{\phi}_3), \tag{6.46}
\]

\[
\hat{A}_1^2 + \hat{A}_2^2 - 2\hat{A}_1\hat{A}_2 \cos(\hat{\phi}_1 - \hat{\phi}_2) = \hat{A}_2^2 + \hat{A}_3^2 - 2\hat{A}_2\hat{A}_3 \cos(\hat{\phi}_2 - \hat{\phi}_3), \tag{6.47}
\]

\[
\hat{A}_1^2 + \hat{A}_3^2 - 2\hat{A}_1\hat{A}_3 \cos(\hat{\phi}_1 - \hat{\phi}_3) = \hat{A}_2^2 + \hat{A}_3^2 - 2\hat{A}_2\hat{A}_3 \cos(\hat{\phi}_2 - \hat{\phi}_3). \tag{6.48}
\]

From (6.46)–(6.48),

\[
\cos(\hat{\phi}_1 - \hat{\phi}_2) = \cos(\hat{\phi}_1 - \hat{\phi}_3) \tag{6.49}
\]

\[
\hat{\phi}_1 - \hat{\phi}_2 = -2\pi - \hat{\phi}_1 + \hat{\phi}_3 \tag{6.50}
\]

\[
\hat{\phi}_1 = -\pi + \frac{\hat{\phi}_2 + \hat{\phi}_3}{2} \tag{6.51}
\]
From (6.47), (6.43), and (6.44)

\[
(N - 1)^2 - 2N(N - 1)\cos(\hat{\phi}_1 - \hat{\phi}_2) = N^2 - 2N^2\cos(\hat{\phi}_2 - \hat{\phi}_3) \tag{6.52}
\]

\[
-2N(N - 1)\cos(\hat{\phi}_1 - \hat{\phi}_2) + 1 - 2N + 2N^2\cos(\hat{\phi}_2 - \hat{\phi}_3) = 0 \tag{6.53}
\]

Implementing (6.51) in (6.53),

\[
2N(N - 1)\cos(\frac{\hat{\phi}_3 - \hat{\phi}_2}{2}) + 1 - 2N + 2N^2\cos(\hat{\phi}_2 - \hat{\phi}_3) = 0. \tag{6.54}
\]

Let

\[
x = \frac{\hat{\phi}_3 - \hat{\phi}_2}{2}, \tag{6.55}
\]

replacing \(x\) in (6.54),

\[
2N(N - 1)\cos(x) + 1 - 2N + 2N^2\cos(2x) = 0 \tag{6.56}
\]

\[
2N(N - 1)\cos(x) + 1 - 2N + 2N^2(2\cos^2(x) - 1) = 0 \tag{6.57}
\]

\[
4N^2\cos^2(x) + 2N(N - 1)\cos(x) - 2N^2 - 2N + 1 = 0 \tag{6.58}
\]

\[
\cos(x) = \frac{-2N(N - 1) \pm \sqrt{(2N(N - 1))^2 - 16N^2(-2N^2 - 2N + 1)}}{8N^2} \tag{6.59}
\]

\[
\cos(x) = -N+1 \pm \sqrt{9N^2 + 6N - 3} \tag{6.60}
\]

\[
x = \arccos\left(\frac{-N+1 \pm \sqrt{9N^2 + 6N - 3}}{4N}\right) \tag{6.61}
\]

For the 4-level inverter, \(N = 3\) and from (6.61),

\[
\cos(x) = -0.9832, 0.6498 \tag{6.62}
\]

\[
x = 49.47^\circ, 169.47^\circ, \tag{6.63}
\]

From 6.55,

\[
\hat{\phi}_3 - \hat{\phi}_2 = 2x = 98.94^\circ \tag{6.64}
\]

is the acceptable solution. Taking

\[
\hat{\phi}_1 = 0 \tag{6.65}
\]

as the reference phase, from (6.51)

\[
\hat{\phi}_3 = 2\pi - \hat{\phi}_2, \tag{6.66}
\]

193
and

\[ 2\pi - 2\hat{\phi}_2 = 2x, \quad (6.67) \]
\[ \hat{\phi}_2 = \pi - x = 130.53^\circ. \quad (6.68) \]

Hence,

\[ \hat{\phi}_3 = \hat{\phi}_2 + 2x = \pi + x = 229.47^\circ \quad (6.69) \]

With this modification, the amplitudes of all of the three line voltages will be equal and a balance in the line voltages will be achieved with maximum amplitude in the faulty situation. i.e.,

\[ |X_{32}| = |X_3 - X_2| = \sqrt{\hat{A}_2^2 + \hat{A}_3^2 - 2\hat{A}_2\hat{A}_3\cos(\hat{\phi}_2 - \hat{\phi}_3)} = \sqrt{2N^2A_s^2(1 - \cos(2x))} \\
= NA_s \sqrt{2(1 - \cos(2x))} = 2NA_s \sin(x) = 1.52. \quad (6.70) \]

The phasor diagram of the three phases are shown in Fig. 6.17 for the no-fault, faulty, and fault tolerated conditions.

![Phasor Diagrams](image)

(a) No-fault situation.  (b) Fault in phase 1.  (c) With FTC.

Figure 6.17: Phasor diagrams of the three-phase 4-level inverter for different situations.


6.5 Results

In this section, the simulation results of fault diagnosis and fault tolerant control of a 4-level 3-phase inverter is described. Fig. 6.18 depicts the simulation model for the FDI and FTC for the 4-level 3-phase inverter.

![Simulation model for FDI and FTC for a ML VSI.](image)

Three gate control modules exist in this model, one for the normal operations, one for isolation purpose which implies the isolating modes, and the other one for controlling the inverter in the fault tolerant mode. The voltage signals of the three phases are monitored by the FDI module and after diagnosis of a fault, the control modes were changed so that only the healthy levels of voltage were obtained in the output.

Fig. 6.19 illustrates the gate signals of the faulty phase before and after diagnosis a fault in Q₆. Since \( G_6(t > t_f) = 1 \), the fault tolerant control forces \( G_5 = 0 \) to open the
short-circuit loop in the third HB module of the inverter (Faulty module). Since after bypassing the faulty module one voltage level is missed, the SPWM control signals of a 3-level inverter were applied to the remaining modules. This reconfiguration ensures a perfect sinusoidal output.

Figure 6.19: Gates signals of a 3-phase 4-level cascade HB inverter with a fault in $Q_6$.

Figure 6.20 shows the SPWM control signals of a 4-level inverter in the FTC mode. The resulting phase current and the digitized voltage signal of the faulty phase are illustrated in Fig. 6.21. As it can be seen in these figure, the FTC results in a sinusoidal current waveform with the same phase and reduced amplitude. In Figs. 6.22–6.26, The FDI algorithm has been applied to diagnose short-circuit switch faults in $Q_1$–$Q_5$. 

196
Figure 6.20: PWM reference and carrier signals for a 4-level inverter under fault tolerant condition.

Figure 6.21: Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in $Q_6$. 
Figure 6.22: Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in $Q_1$.

Figure 6.23: Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in $Q_2$. 
CHAPTER 6. FAULT TOLERANT CONTROL

Figure 6.24: Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in $Q_3$.

Figure 6.25: Phase current signals and voltage levels of a 3-phase 4-level cascade HB inverter with a fault in $Q_4$. 

199
The FTC has been successfully applied to all of the fault scenarios and a perfect sinusoidal waveform was obtained which has the same level of THD as the no-fault condition.

### 6.6 Summary

In this chapter, a fault tolerant control method was proposed to achieve maximum efficiency of the MLI in presence of a short-circuit fault in an \( n \)-level inverter. The simulations were carried on for a three-phase four-level HB cascade MLI. The results validated the efficiency of the proposed method.
Chapter 7

Conclusions and Recommendations for Further Research

7.1 Conclusion

Fault diagnosis for power electronic circuits is extremely important in the safety-critical systems. Semiconductor switches are critical components of the power electronic circuits. Existence of the switches in the circuit introduces mode changes in the system, thus, these circuits are hybrid in nature. There exist several modes of operation based on the switching states of a hybrid circuit. The mode of operation usually changes based on the operating condition and the load demand. Thus, in general, the operating mode of the system is unknown for the FDI module unless extra mode detectors and sensor are added to the system. Hence, FDI of the switching circuits is complicated and adding several sensors to a safety critical system is practically expensive, if not impossible.

In this thesis, VSP-based FDI method was proposed to diagnose switch faults in the VSIs with only one voltage detector per phase leg. The method was validated through simulations and experiments. The major achievements are as follow:

An input-output model of the three-phase inverter has been built based on the on–off state of its switches which describes the input-output behavior of the inverter in the healthy situation and in presence of short-circuit or open-circuit switch faults.

The time-variant effect of the PWM switching signals has been eliminated using non-equal adjacent switching states, resulting in a robust and accurate diagnosis. In
principle, the diagnosis module does not require the frequency of the carrier or reference signal or even the modulation index. Thus, this method is appropriate to be used in the inverters with closed-loop control such as VSDs where the frequency is changed by the operating conditions.

Dynamic patterns in the voltage space were introduced based on the non-equal adjacent switching states. It was shown that for a three-phase two-level inverter the VSP constructs a cube in the voltage space, and the VSP is disturbed in the faulty situations. Hence, by monitoring the VSP for a period of time the faulty switch was isolated using the fault signature sets. In this thesis, the VSP was obtained from the digitized quantities of the pole voltages. However, the concept of VSP can be used for the continuous quantities. Since there exists a kind of symmetry in the three-phase quantities, the parameters that affect the three phases identically, do not change the VSP overall shape. For example, if a rise in the ambient temperature occurs, all of the switches reflect identically; hence, again a symmetric cubic pattern will be obtained in the voltage space. However, if a temperature rise occurs in only one of the switches the cubic pattern will be distorted. Thus, by monitoring the centroid of the VSP, the incipient switch faults can also be detected. Thus, the VSP can be used for prognosis of the switch faults.

The VSP-based FDI algorithm was developed and implemented in MATLAB Simulink. The FBZs were calculated automatically given the topology of the inverter. The switch faults were isolated based on the measurements of the phase voltage outputs. The algorithm includes a digitization state which is a prerequisite to calculate the switching states. Then the switch transitions were extracted, and the FDI window was formed. The FDI algorithm compared finite number of non-equal adjacent switching states with the FBZs and isolated the faulty switch.

Two experimental set-ups were designed and built to simulate abrupt switch faults in 6-switch and 12-switch three-phase inverters. The switches control and FDI blocks were implemented in MATLAB Simulink and the inverter was implemented in a hardware-in-loop configuration using MATLAB real time windows target. The diagnostic tests were run on-line, and the switch faults were diagnosed successfully within only one switching period.
Several simulation and experiments were run and the efficiency of the VSP-based FDI method was investigated. The performance of this method was validated for a three-phase VSI which was used as the drive of a PMSM motor. It is shown that the disturbances in the mechanical load of the motor does not affect the FDI result and all of the six switch faults are isolated quickly. Isolation of open-circuit and short-circuit faults in a six-switch inverter are investigated and the VSP were derived. The FDI time is calculated for every experiment.

A fast diagnosis Time was achieved which was validated through simulations and experiments; VSP based FDI was implemented with the on-line set-up and the fault were inserted automatically at a given time instance. The FDI module could successfully detect the faulty switch and its location in less than one switching period which is significantly faster than the conventional current-based FDI methods.

The number of required sensors for FDI purpose is extremely low. Only one voltage detector per phase leg was used for a MLI with large number of switches. In some circuits, the pole voltages are available for control reason which can also be used for the FDI purpose without adding extra detectors. FDI with no or less additional sensors is a requisition by the mobile applications such as e-vehicles, robotics, and space applications.

The structural model of the three-phase VSI was modified and extended to model \( n \)-level \( m \)-phase cascade inverters. This modeling allows definition of the operating modes based on the switching states for normal and faulty situations.

It was shown how to calculate the proper switching modes of a \( n \)-level \( m \)-phase cascade inverter. The proper modes of the inverter were defined as the modes which allow obtaining all the healthy levels of the inverter in the output, and in the meantime guarantee the isolability of the switch faults. Using the proper modes of the system, the location of the faulty switch out of \( m \times (n - 1) \) switches were isolated with only one voltage detector per phase.

An algorithm was developed to define the fault signatures of each switch and to detect and isolate a faulty switch of a \( n \)-level \( m \)-phase cascade inverters. In this method, the faults were diagnosed independently for each phase leg, and the diagnosis time
is only $n \times T_s$, where $T_s$ is the sampling time of the measurement. This method was validated in Matlab Simulink for 4-level inverter with 18 switches.

After the switch faults were successfully isolated, a fault tolerant control strategy was applied to control the inverter in the faulty condition. The FTC method achieved three results: protecting the other devices of the inverter, reducing the THD of the sinusoidal signal of the fault leg, and balancing the line voltage.

7.2 Recommendations for Further Research

In this thesis, the VSP-based method has been described for the SPWM method which is a high frequency modulation technique. However, this method can be extended to address inverters with other modulation techniques. For a general modulation technique, a fixed length fault detection windows can be applied. The knowledge about the inverter circuit and the modulation technique can help to achieve the length of the fault detection window. The fault-banned zones and the VSPs will remain unchanged and a similar fault isolation algorithm can be applied for other modulation techniques.

In this thesis, only the single faults were considered. The VSP can easily be applied to detect multiple faults as well. While FBZ of a single fault refers to a face of the cubic pattern in the voltage space, the FBZ of multiple faults refers to the edges and vertexes of the cubic pattern which can be studied in details in future. Also, the application of VSP for detecting other types of faults such as incipient faults, aging, and degradation of semiconductor switches and diodes can be studied in future. In this case, the patterns might be needed to be analyzed in a continuous space rather than digitized one.

Interestingly, the VSP can be used for the prognosis purpose. If the degradation can be modeled and the effect of the degradation of a component appears in the VSP, then it is possible to define prognostic patterns. Especially for prognosis of systems with identical components, the pattern based prognosis can be helpful. For example, in a six-switch inverter, there exist six identical switches. The operating condition, noise, variation of internal switch parameter due to temperature, and so on will be almost the
same for all of the switches. Hence, only an abnormal behavior of a faulty component can distort the symmetry of the VSP. By modeling the degradation and relating them to some of the properties of VSP such as centroid of the VSP, the degrading component can be located. The dynamic behavior of the VSP can be used to predict the remaining useful lifetime (RUL) of the degrading system.

This thesis focused on the FDI for the power electronic systems using VSP. For diagnosis of load side faults, such as motor windings, the current waveforms will be affected. Thus, the current space patterns can be investigated and used for diagnosis and prognosis of mechanical faults in motor drive applications. Building a proper model for each faulty component and relating them to the current space patterns can be investigated in future.

To locate the faulty switch, only one voltage detectors is needed per phase leg. It might be possible to use the built-in voltage detectors of the switch driver IC and implement the FDI software inside the driver IC without adding extra voltage detectors. Thus, motor drive ICs with fault detection, isolation, and fault tolerant capabilities can be available and the FDI and FTC of motor drives and MLIs can be standardized without additional detectors.
Publications


References


the implementation of FACTS controllers,” IEEE Trans. Ind. Electron., vol. 49,

42]

inverters: A model based approach,” in Proc. IEEE SDEMPED, pp. 221–228,
2011. [cited at p. viii, ix, xiv, 27, 28, 29, 30, 40, 41, 45]

in permanent-magnet synchronous motors using stator-current monitoring,” IEEE

available at www.noppa.lut.fi. [cited at p. viii, 34]

inverter using pattern recognition of the 3D current trajectory,” in Proc. IEEE


REFERENCES


REFERENCES


REFERENCES


REFERENCES


Appendices
VISHAY

IRF620, SiHF620
Vishay Siliconix

Power MOSFET

FEATURES
• Dynamic dV/dt Rating
• Repetitive Avalanche Rated
• Fast Switching
• Ease of Parallelizing
• Simple Drive Requirements
• Compliant to RoHS Directive 2002/95/EC

DESCRIPTION
Third generation Power MOSFETs from Vishay provide the
designer with the best combination of fast switching,
ruggedized device design, low on-resistance and
cost-effectiveness.
The TO-220AB package is universally preferred for all
commercial-industrial applications at power dissipation
levels to approximately 50 W. The low thermal resistance
and low package cost of the TO-220AB contribute to its
wide acceptance throughout the industry.

PRODUCT SUMMARY

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDS (V)</td>
<td>VDS</td>
<td>200</td>
<td>V</td>
</tr>
<tr>
<td>RDS(on) (Ω)</td>
<td>RDS</td>
<td>&lt; 0.80</td>
<td>Ω</td>
</tr>
<tr>
<td>Qg (Max, nC)</td>
<td>Qg</td>
<td>14</td>
<td>nC</td>
</tr>
<tr>
<td>Qgs (nC)</td>
<td>Qgs</td>
<td>3.0</td>
<td>nC</td>
</tr>
<tr>
<td>Qgd (nC)</td>
<td>Qgd</td>
<td>7.9</td>
<td>nC</td>
</tr>
<tr>
<td>Configuration</td>
<td></td>
<td>Single</td>
<td></td>
</tr>
</tbody>
</table>

DESCRIPTION

ORDERING INFORMATION

Package TO-220AB
Lead (Pb)-free IRF620PDF
SnPb IRF620
SiHF620

ABSOLUTE MAXIMUM RATINGS (T_J = 25 °C, unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Limit</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain-Source Voltage</td>
<td>V_DS</td>
<td>200</td>
<td>V</td>
</tr>
<tr>
<td>Gate-Source Voltage</td>
<td>V_GS</td>
<td>± 20</td>
<td>V</td>
</tr>
<tr>
<td>Continuous Drain Current V_GS at 10 V</td>
<td>I_C</td>
<td>5.2</td>
<td>A</td>
</tr>
<tr>
<td>Linear Derating Factor</td>
<td>I_RM</td>
<td>18</td>
<td>A</td>
</tr>
<tr>
<td>Single Pulse Avalanche Energy</td>
<td>E_AVS</td>
<td>110</td>
<td>mJ</td>
</tr>
<tr>
<td>Repetitive Avalanche Current</td>
<td>I_AVP</td>
<td>5.2</td>
<td>A</td>
</tr>
<tr>
<td>Maximum Power Dissipation</td>
<td>P_D</td>
<td>50</td>
<td>W</td>
</tr>
<tr>
<td>Peak Diode Recovery dV/dt</td>
<td>dV/dt</td>
<td>5.0</td>
<td>V/ns</td>
</tr>
<tr>
<td>Operating Junction and Storage Temperature Range</td>
<td>T_J, T_STG</td>
<td>-55 to +150</td>
<td>°C</td>
</tr>
<tr>
<td>Soldering Recommendations (Peak Temperature)</td>
<td>for 10 s</td>
<td>300°C</td>
<td></td>
</tr>
<tr>
<td>Mounting Torque 6-32 or M3 screw</td>
<td>10</td>
<td>1.1</td>
<td>N·m</td>
</tr>
</tbody>
</table>

Notes
a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. V_GS = 50 V, starting T_J = 25 °C, I_D = 6.1 mA, R_L = 25 Ω, I_AVP = 5.2 A (see fig. 12).
c. I_SD ≤ 5.2 A, dI/dt ≤ 95 A/μs, V_DS ≤ V_GS, T_J ≤ 150 °C.
d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91027 www.vishay.com
S11-0510-Rev. B, 21-Mar-11

This datasheet is subject to change without notice.
THE PRODUCT DESCRIBED HEREIN AND THIS DATASHEET ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

220
IRF620, SiHF620
Vishay Siliconix

THERMAL RESISTANCE RATINGS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Junction-to-Ambient</td>
<td>RthJA</td>
<td>-</td>
<td>62</td>
<td>°C/W</td>
</tr>
<tr>
<td>Case-to-Sink, Flat, Greased Surface</td>
<td>RthCS</td>
<td>0.50</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>Maximum Junction-to-Case (Drain)</td>
<td>RthJC</td>
<td>-</td>
<td>2.5</td>
<td></td>
</tr>
</tbody>
</table>

SPECIFICATIONS (TJ = 25 °C, unless otherwise noted)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drain-Source Breakdown Voltage</td>
<td>VDS</td>
<td>VGS = 0 V, ID = 250 μA</td>
<td>200</td>
<td>-</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>VGS Temperature Coefficient</td>
<td>ΔVDS/ΔTJ</td>
<td>Reference to 25 °C, ID = 1 mA</td>
<td>-</td>
<td>0.29</td>
<td>-</td>
<td>V/°C</td>
</tr>
<tr>
<td>Gate-Source Threshold Voltage</td>
<td>VGS(th)</td>
<td>VDS = VGS, ID = 250 μA</td>
<td>2.0</td>
<td>-</td>
<td>4.0</td>
<td>V</td>
</tr>
<tr>
<td>Gate-Source Leakage</td>
<td>IDSS</td>
<td>VDS = ± 20 V</td>
<td>-</td>
<td>-</td>
<td>± 100 nA</td>
<td></td>
</tr>
<tr>
<td>Zero Gate Voltage Drain Current</td>
<td>IDGS</td>
<td>VDS = 200 V, VGS = 0 V</td>
<td>-</td>
<td>25</td>
<td>-</td>
<td>μA</td>
</tr>
<tr>
<td>Drain-Source On-State Resistance</td>
<td>RDS(on)</td>
<td>VDS = 10 V</td>
<td>1.5</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
</tbody>
</table>

| **Dynamic**                      |        |                 |      |      |      |      |
| Input Capacitance                | Ciss   | VGS = 0 V, VDS = 25 V, f = 1.0 MHz, see fig. 5 | -    | 260  | -    | pF   |
| Output Capacitance               | Coss   | VGS = 10 V | -    | 100  | -    | pF   |
| Reverse Transfer Capacitance     | Crss   | VGS = 0 V, VDS = 25 V | -    | 50   | -    | pF   |
| Total Gate Charge                | Qg     | VGS = 10 V | -    | -    | 14   | nC   |
| Gate-Source Charge               | Qgs    | ID = 4.8 A, VGS = 160 V, see fig. 6 and 13b | -    | -    | 3.0  | nC   |
| Gate-Drain Charge                | Qgd    | -    | -    | 7.9  |      |      |
| Turn-On Delay Time               | t(on)  | VDS = 100 V, ID = 4.8 A, Rg = 18 Ω, RD = 20 Ω | -    | 7.2  | -    | ns   |
| Rise Time                        | tR     | VDS = 100 V, ID = 4.8 A, Rg = 18 Ω | -    | 22   | -    | ns   |
| Turn-Off Delay Time              | t(off) | VDS = 100 V, ID = 4.8 A | -    | 19   | -    | ns   |
| Fall Time                        | tF     | -    | -    | 13   | -    |      |
| Internal Drain Inductance        | Ld     | Between lead 6 mm (0.25") from package and center of die contact | -    | 4.5  | -    | nH   |
| Internal Source Inductance       | LS     | -    | -    | 7.5  | -    |      |

| **Drain-Source Body Diode Characteristic** | | | | |
| Continuous Source-Drain Diode Current | IS    | MOSFET symbol showing the integral reverse p-n junction diode | -    | -    | 5.2  | A    |
| Pulsed Diode Forward Currenta     | IDM   | -    | -    | 18   |      |      |
| Body Diode Voltage                | VBD   | TJ = 25 °C | IBD = 5.2 A, VGS = 0 V | -    | 1.8  | V    |
| Body Diode Reverse Recovery Time  | tr    | TJ = 25 °C | IR = 4.8 A, di/dt = 100 A/μs | -    | 150  | 300  | ns   |
| Body Diode Reverse Recovery Charge | Qrr   | TJ = 25 °C, IR = 4.8 A, di/dt = 100 A/μs | -    | 0.91 | 1.8  | μC   |
| Forward Turn-On Time              | t(on) | Intrinsic turn-on time is negligible (turn-on is dominated by LS and Ld) | -    | -    |      |      |

Notes:

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.
IRF620, SiHF620

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Fig. 1 - Typical Output Characteristics, $T_C = 25 \, ^{\circ}C$

Fig. 2 - Typical Output Characteristics, $T_C = 150 \, ^{\circ}C$

Fig. 3 - Typical Transfer Characteristics

Fig. 4 - Normalized On-Resistance vs. Temperature
**APPENDIX A: DATASHEET OF IRF620**

**IRF620, SiHF620**

Vishay Siliconix

---

**Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage**

![Capacitance vs. Drain-to-Source Voltage](image1)

**Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage**

![Gate Charge vs. Gate-to-Source Voltage](image2)

**Fig. 7 - Typical Source-Drain Diode Forward Voltage**

![Source-Drain Diode Forward Voltage](image3)

**Fig. 8 - Maximum Safe Operating Area**

![Maximum Safe Operating Area](image4)
APPENDIX A: DATASHEET OF IRF620

IRF620, SiHF620
Vishay Siliconix

Fig. 9 - Maximum Drain Current vs. Case Temperature

Fig. 10a - Switching Time Test Circuit
Fig. 10b - Switching Time Waveforms

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Fig. 12a - Unclamped Inductive Test Circuit
Fig. 12b - Unclamped Inductive Waveforms
APPENDIX A: DATASHEET OF IRF620

IRF620, SiHF620
Vishay Siliconix

Fig. 12c - Maximum Avalanche Energy vs. Drain Current

Fig. 13a - Basic Gate Charge Waveform

Fig. 13b - Gate Charge Test Circuit

EAS, Single Pulse Energy (mJ)

Starting TJ, Junction Temperature (°C)

VDS = 50 V

ID

2.3 A

3.3 A

5.2 A

QGS

QGD

QG

VG

Charge

Current regulator
Same type as D.U.T.

Current sampling resistors

Same type as D.U.T.

+ -
APPENDIX A: DATASHEET OF IRF620

IRF620, SiHF620
Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit

- dV/dt controlled by Rg
- Driver same type as D.U.T.
- IDS controlled by duty factor “D”
- D.U.T. - device under test

Driver gate drive

Re-applied voltage

Reverse recovery current

Note
a. VGS = 5 V for logic level devices

Fig. 14 - For N-Channel
APPENDIX A: DATASHEET OF IRF620

Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer’s technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.
**Features**

- Floating channel designed for bootstrap operation
- Fully operational to +600V
- Tolerant to negative transient voltage
dv/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for all channels
- Over-current shutdown turns off all six drivers
- Independent half-bridge drivers
- Matched propagation delay for all channels
- 2.5V logic compatible
- Outputs out of phase with inputs
- Cross-conduction prevention logic
- Also available LEAD-FREE

**Description**

The IR2130/IR2132(J)(S) is a high voltage, high speed power MOSFET and IGBT driver with three independent high and low side referenced output channels. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with CMOS or LSTTL outputs, down to 2.5V logic. A ground-referenced operational amplifier provides analog feedback of bridge current via an external current sense resistor. A current trip function which terminates all six outputs is also derived from this resistor. An open drain FAULT signal indicates if an over-current or undervoltage shutdown has occurred. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use at high frequencies. The floating channels can be used to drive N-channel power MOSFETs or IGBTs in the high side configuration which operate up to 600 volts.

**Product Summary**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOFFSET</td>
<td>600V max.</td>
</tr>
<tr>
<td>I0 +/-</td>
<td>200 mA / 420 mA</td>
</tr>
<tr>
<td>VOUT</td>
<td>10 - 20V</td>
</tr>
<tr>
<td>t_on/off (typ.)</td>
<td>675 &amp; 425 ns</td>
</tr>
<tr>
<td>Deadtime (typ.)</td>
<td>2.5 µs (IR2130)</td>
</tr>
<tr>
<td></td>
<td>0.8 µs (IR2132)</td>
</tr>
</tbody>
</table>

**Packages**

- 28-Lead PDIP
- 28-Lead SOIC
- 44-Lead PLCC w/o 12 Leads

**Typical Connection**

(Retrieve to Lead Assignments for correct pin configuration). This diagram(s) show electrical connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout.

www.irf.com
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Absolute Maximum Ratings
Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to VSS. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 50 through 53.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VB1,2,3</td>
<td>High Side Floating Supply Voltage</td>
<td>-0.3</td>
<td>625</td>
<td>V</td>
</tr>
<tr>
<td>VB2,3</td>
<td>High Side Floating Offset Voltage</td>
<td>VB1,2,3 + 0.3</td>
<td>VB1,2,3 + 0.3</td>
<td></td>
</tr>
<tr>
<td>VHO1,2,3</td>
<td>High Side Floating Output Voltage</td>
<td>-0.3</td>
<td>VB1,2,3 + 0.3</td>
<td></td>
</tr>
<tr>
<td>VSS</td>
<td>Logic Ground</td>
<td>VCC + 0.3</td>
<td>VCC + 0.3</td>
<td></td>
</tr>
<tr>
<td>VLO1,2,3</td>
<td>Low Side Output Voltage</td>
<td>-0.3</td>
<td>VCC + 0.3</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>Logic Input Voltage (HIN1,2,3, LIN1,2,3 &amp; ITRIP)</td>
<td>VSS + 0.3</td>
<td>VCC + 10 or VCC + 0.3 whichever is lower</td>
<td></td>
</tr>
<tr>
<td>VOUT</td>
<td>FAULT Output Voltage</td>
<td>VSS - 0.3</td>
<td>VCC + 0.3</td>
<td></td>
</tr>
<tr>
<td>VCAO</td>
<td>Operational Amplifier Output Voltage</td>
<td>VSS - 0.3</td>
<td>VCC + 0.3</td>
<td></td>
</tr>
<tr>
<td>VCA-</td>
<td>Operational Amplifier Inverting Input Voltage</td>
<td>VSS - 0.3</td>
<td>VCC + 0.3</td>
<td></td>
</tr>
<tr>
<td>dV/dt</td>
<td>Allowable Offset Supply Voltage Transient</td>
<td>50</td>
<td>Vins</td>
<td></td>
</tr>
<tr>
<td>PD</td>
<td>Package Power Dissipation @ TA ≤ 25°C</td>
<td>1.5</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(28 Lead DIP)</td>
<td>1.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(28 Lead SOIC)</td>
<td>2.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(44 Lead PLCC)</td>
<td>63</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RthJA</td>
<td>Thermal Resistance, Junction to Ambient</td>
<td>83</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(28 Lead DIP)</td>
<td>78</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(28 Lead SOIC)</td>
<td>63</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(44 Lead PLCC)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TJ</td>
<td>Junction Temperature</td>
<td>150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>TS</td>
<td>Storage Temperature</td>
<td>150</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TL</td>
<td>Lead Temperature (Soldering, 10 seconds)</td>
<td>300</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Recommended Operating Conditions
The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to VSS. The Vg offset rating is tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in Figure 54.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VB1,2,3</td>
<td>High Side Floating Supply Voltage</td>
<td>VB1,2,3 + 0.3</td>
<td>VB1,2,3 + 10</td>
<td>V</td>
</tr>
<tr>
<td>VB2,3</td>
<td>High Side Floating Offset Voltage</td>
<td>Note 1</td>
<td>600</td>
<td></td>
</tr>
<tr>
<td>VHO1,2,3</td>
<td>High Side Floating Output Voltage</td>
<td>VB1,2,3</td>
<td>VB1,2,3</td>
<td></td>
</tr>
<tr>
<td>VCC</td>
<td>Low Side and Logic Fixed Supply Voltage</td>
<td>10</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>VSS</td>
<td>Logic Ground</td>
<td>5</td>
<td>5</td>
<td>V</td>
</tr>
<tr>
<td>VLO1,2,3</td>
<td>Low Side Output Voltage</td>
<td>0</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>Logic Input Voltage (HIN1,2,3, LIN1,2,3 &amp; ITRIP)</td>
<td>VSS</td>
<td>VSS + 5</td>
<td></td>
</tr>
<tr>
<td>VOUT</td>
<td>FAULT Output Voltage</td>
<td>VSS</td>
<td>VCC</td>
<td></td>
</tr>
<tr>
<td>VCAO</td>
<td>Operational Amplifier Output Voltage</td>
<td>VSS</td>
<td>VSS + 5</td>
<td></td>
</tr>
<tr>
<td>VCA-</td>
<td>Operational Amplifier Inverting Input Voltage</td>
<td>VSS</td>
<td>VSS + 5</td>
<td></td>
</tr>
<tr>
<td>TA</td>
<td>Ambient Temperature</td>
<td>-40</td>
<td>125</td>
<td>°C</td>
</tr>
</tbody>
</table>

Note 1: Logic operational for Vg of (VSS - 5V) to (VSS + 600V). Logic state held for Vg of (VSS - 5V) to (VSS - VSS).
(Please refer to the Design Tip DT37-3 for more details).
Note 2: All input pins, CA- and CAO pins are internally clamped with a 5.2V zener diode.

www.irf.com

229
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Dynamic Electrical Characteristics

$V_{BIAS} (V_{CC, VBS1,2,3}) = 15V, V_{SS0,1,2,3} = V_{SS}, CL = 1000 \, pF$ and $T_A = 25^\circ C$ unless otherwise specified. The dynamic electrical characteristics are defined in Figures 3 through 5.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Figure</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\tau_{on}$</td>
<td>Turn-On Propagation Delay</td>
<td>11</td>
<td>500</td>
<td>675</td>
<td>850</td>
<td>ns</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$\tau_{off}$</td>
<td>Turn-Off Propagation Delay</td>
<td>12</td>
<td>300</td>
<td>425</td>
<td>550</td>
<td>ns</td>
<td>$V_{ST,2,3} = 0 , to , 600V$</td>
</tr>
<tr>
<td>$t_r$</td>
<td>Turn-On Rise Time</td>
<td>13</td>
<td>13</td>
<td>—</td>
<td>125</td>
<td>—</td>
<td>$V_{IN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$t_f$</td>
<td>Turn-Off Fall Time</td>
<td>14</td>
<td>14</td>
<td>—</td>
<td>35</td>
<td>—</td>
<td>$V_{IN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$t_{tr}$</td>
<td>ITRIP to Output Shutdown Prop. Delay</td>
<td>15</td>
<td>400</td>
<td>660</td>
<td>920</td>
<td>ns</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$I_{tr}$</td>
<td>ITRIP Blanking Time</td>
<td>—</td>
<td>—</td>
<td>400</td>
<td>—</td>
<td>—</td>
<td>$V_{TRIP} = 1V$</td>
</tr>
<tr>
<td>$t_{di}$</td>
<td>ITRIP to FAULT Indication Delay</td>
<td>16</td>
<td>335</td>
<td>590</td>
<td>845</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$t_{df}$</td>
<td>Input Filter Time (All Six Inputs)</td>
<td>17</td>
<td>—</td>
<td>310</td>
<td>—</td>
<td>—</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$U_{tr}$</td>
<td>CINT-3 to FAULT Clear Time</td>
<td>18</td>
<td>6.0</td>
<td>9.0</td>
<td>12.0</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>DT</td>
<td>Deadtime (IR2130)</td>
<td>18</td>
<td>1.3</td>
<td>2.5</td>
<td>3.7</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>(IR2132)</td>
<td></td>
<td>18</td>
<td>0.4</td>
<td>0.8</td>
<td>1.2</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>SR+</td>
<td>Operational Amplifier Slew Rate (+)</td>
<td>19</td>
<td>4.4</td>
<td>6.2</td>
<td>—</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>SR-</td>
<td>Operational Amplifier Slew Rate (-)</td>
<td>20</td>
<td>2.4</td>
<td>3.2</td>
<td>—</td>
<td>—</td>
<td>$V_{BN, VTRIP} = 0 , &amp; , 5V$</td>
</tr>
</tbody>
</table>

NOTE: For high side PWM, HIN pulse width must be $\geq 1.5 \, \mu s$.

Static Electrical Characteristics

$V_{BIAS} (V_{CC, VBS1,2,3}) = 15V, V_{SS0,1,2,3} = V_{SS}$ and $T_A = 25^\circ C$ unless otherwise specified. The $V_{IN}, V_{TH}$ and $I_{IN}$ parameters are referenced to $V_{SS}$ and are applicable to all six logic input leads: $HIN1,2,3 \, & \, LIN1,2,3$. The $V_{O}$ and $I_{O}$ parameters are referenced to $V_{SS0,1,2,3}$ and are applicable to the respective output leads: $HO1,2,3 \, or \, LO1,2,3$.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Figure</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IH}$</td>
<td>Logic &quot;0&quot; Input Voltage (OUT = LO)</td>
<td>21</td>
<td>2.2</td>
<td>—</td>
<td>—</td>
<td>V</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Logic &quot;1&quot; Input Voltage (OUT = HI)</td>
<td>22</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>0.8</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$V_{ITRIP}$</td>
<td>ITRIP Input Positive Going Threshold</td>
<td>23</td>
<td>400</td>
<td>490</td>
<td>580</td>
<td>mV</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$V_{OH}$</td>
<td>High Level Output Voltage, $V_{BIAS} = V_{O}$</td>
<td>24</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Low Level Output Voltage, $V_{O}$</td>
<td>25</td>
<td>—</td>
<td>—</td>
<td>100</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>$I_{US}$</td>
<td>Offset Supply Leakage Current</td>
<td>26</td>
<td>—</td>
<td>50</td>
<td>—</td>
<td>μA</td>
<td>$V_{BN} = 600V$</td>
</tr>
<tr>
<td>$I_{CS}$</td>
<td>Quiescent $V_{SS}$ Supply Current</td>
<td>27</td>
<td>—</td>
<td>15</td>
<td>—</td>
<td>μA</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>Quiescent $V_{CC}$ Supply Current</td>
<td>28</td>
<td>—</td>
<td>3.0</td>
<td>4.0</td>
<td>mA</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>Logic &quot;1&quot; Input Bias Current (OUT = HI)</td>
<td>29</td>
<td>—</td>
<td>450</td>
<td>650</td>
<td>μA</td>
<td>$V_{BN} = 60V$</td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>Logic &quot;0&quot; Input Bias Current (OUT = LO)</td>
<td>30</td>
<td>—</td>
<td>225</td>
<td>400</td>
<td>μA</td>
<td>$V_{BN} = 5V$</td>
</tr>
<tr>
<td>$I_{TRIP}$</td>
<td>&quot;High&quot; ITRIP Bias Current</td>
<td>31</td>
<td>75</td>
<td>150</td>
<td>—</td>
<td>—</td>
<td>$V_{BN} = 600V$</td>
</tr>
<tr>
<td>$I_{TRIP}$</td>
<td>&quot;Low&quot; ITRIP Bias Current</td>
<td>32</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>nA</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$U_{BSUV+}$</td>
<td>Supply Undervoltage Positive Going Threshold</td>
<td>33</td>
<td>7.5</td>
<td>8.35</td>
<td>9.2</td>
<td>—</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$U_{BSUV-}$</td>
<td>Supply Undervoltage Negative Going Threshold</td>
<td>34</td>
<td>7.1</td>
<td>7.95</td>
<td>8.8</td>
<td>—</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$U_{CCUV+}$</td>
<td>Supply Undervoltage Positive Going Threshold</td>
<td>35</td>
<td>8.3</td>
<td>9.0</td>
<td>9.7</td>
<td>—</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$U_{CCUV-}$</td>
<td>Supply Undervoltage Negative Going Threshold</td>
<td>36</td>
<td>8.0</td>
<td>8.7</td>
<td>9.4</td>
<td>—</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
<tr>
<td>$R_{MFLT}$</td>
<td>Fault Low On-Resistance</td>
<td>37</td>
<td>55</td>
<td>75</td>
<td>—</td>
<td>Ω</td>
<td>$V_{BN} = 0 , &amp; , 5V$</td>
</tr>
</tbody>
</table>

www.irf.com
## Static Electrical Characteristics -- Continued

$V_{B\text{IAS}}$ (VCC, $V_{B1,2,3}$) = 15V, $V_{SO,1,2,3}$ = $V_{SS}$ and $T_A$ = 25°C unless otherwise specified. The $V_{IN}$, $V_{TH}$ and $I_{IN}$ parameters are referenced to $V_{SS}$ and are applicable to all six logic input leads: $HIN1,2,3 \& LIN1,2,3$. The $V_{O}$ and $I_{O}$ parameters are referenced to $V_{SO,1,2,3}$ and are applicable to the respective output leads: $HO1,2,3 \lor LO1,2,3$.

### Table: Static Electrical Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Figure</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{OL}$</td>
<td>Output High Short Circuit Pulsed Current</td>
<td>38</td>
<td>200</td>
<td>250</td>
<td></td>
<td>mA</td>
<td>$V_{O} = 0V, V_{IN} = 0V$</td>
</tr>
<tr>
<td>$I_{OL}$</td>
<td>Output Low Short Circuit Pulsed Current</td>
<td>39</td>
<td>420</td>
<td>500</td>
<td></td>
<td>mA</td>
<td>$V_{O} = 15V, V_{IN} = 5V$</td>
</tr>
<tr>
<td>$V_{OS}$</td>
<td>Operational Amplifier Input Offset Voltage</td>
<td>40</td>
<td></td>
<td>30</td>
<td></td>
<td>mV</td>
<td>$V_{SO} = V_{OA} = 0.2V$</td>
</tr>
<tr>
<td>$I_{CA}$</td>
<td>CA Input Bais Current</td>
<td>41</td>
<td></td>
<td></td>
<td>4.0</td>
<td>mA</td>
<td>$V_{CA} = 2.5V$</td>
</tr>
<tr>
<td>CMRR</td>
<td>Op. Amp. Common Mode Rejection Ratio</td>
<td>42</td>
<td>60</td>
<td>80</td>
<td></td>
<td>dB</td>
<td>$V_{BO} = V_{CA} = 0.1V &amp; 5V$</td>
</tr>
<tr>
<td>PSRR</td>
<td>Op. Amp. Power Supply Rejection Ratio</td>
<td>43</td>
<td>55</td>
<td>75</td>
<td></td>
<td>dB</td>
<td>$V_{BO} = V_{CA} = 0.2V, V_{CC} = 10V &amp; 20V$</td>
</tr>
<tr>
<td>$V_{OL,AMP}$</td>
<td>Op. Amp. High Level Output Voltage</td>
<td>44</td>
<td>5.9</td>
<td>5.2</td>
<td>5.4</td>
<td>V</td>
<td>$V_{CA} = 0V, V_{SO} = 1V$</td>
</tr>
<tr>
<td>$V_{OL,AMP}$</td>
<td>Op. Amp. Low Level Output Voltage</td>
<td>45</td>
<td></td>
<td></td>
<td>20</td>
<td>mV</td>
<td>$V_{CA} = 1V, V_{SO} = 0V$</td>
</tr>
<tr>
<td>$I_{OS,AMP}$</td>
<td>Op. Amp. Output Source Current</td>
<td>46</td>
<td>2.3</td>
<td>4.0</td>
<td></td>
<td>mA</td>
<td>$V_{CA} = 0V, V_{SO} = 1V$</td>
</tr>
<tr>
<td>$I_{OS,AMP}$</td>
<td>Op. Amp. Output Sink Current</td>
<td>47</td>
<td>1.0</td>
<td>2.1</td>
<td></td>
<td>mA</td>
<td>$V_{CA} = 1V, V_{SO} = 0V$</td>
</tr>
<tr>
<td>$I_{OP,AMP}$</td>
<td>Operational Amplifier Output High Short Circuit Current</td>
<td>48</td>
<td></td>
<td>4.5</td>
<td>6.5</td>
<td>mA</td>
<td>$V_{CA} = 0V, V_{SO} = 5V$</td>
</tr>
<tr>
<td>$I_{OP,AMP}$</td>
<td>Operational Amplifier Output Low Short Circuit Current</td>
<td>49</td>
<td></td>
<td>3.2</td>
<td>5.2</td>
<td>mA</td>
<td>$V_{CA} = 5V, V_{SO} = 0V$</td>
</tr>
</tbody>
</table>

### Lead Assignments

28 Lead PDIP

44 Lead PLCC w/o 12 Leads

28 Lead SOIC (Wide Body)

<table>
<thead>
<tr>
<th>Part Number</th>
<th>IR2130 / IR2132</th>
<th>IR2130J / IR2132J</th>
<th>IR2130S / IR2132S</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IR2130 / IR2132</td>
<td>IR2130J / IR2132J</td>
<td>IR2130S / IR2132S</td>
</tr>
</tbody>
</table>

www.irf.com
**Functional Block Diagram**

- **HIN1,2,3**: Logic inputs for high side gate driver outputs (HO1,2,3), out of phase
- **LIN1,2,3**: Logic inputs for low side gate driver output (LO1,2,3), out of phase
- **FAULT**: Indicates over-current or undervoltage lockout (low side) has occurred, negative logic
- **VCC**: Low side and logic fixed supply
- **ITRIP**: Input for over-current shutdown
- **CAO**: Output of current amplifier
- **CA-**: Negative input of current amplifier
- **VS0**: Low side return and positive input of current amplifier
- **VB1,2,3**: High side floating supplies
- **HO1,2,3**: High side gate drive outputs
- **VSO1,2,3**: High side floating supply returns
- **LO1,2,3**: Low side gate drive outputs
- **VSO**: Low side return and positive input of current amplifier

**Lead Definitions**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HINT1,2,3</td>
<td>Logic inputs for high side gate driver outputs (HO1,2,3), out of phase</td>
</tr>
<tr>
<td>LIN1,2,3</td>
<td>Logic inputs for low side gate driver output (LO1,2,3), out of phase</td>
</tr>
<tr>
<td>FAULT</td>
<td>Indicates over-current or undervoltage lockout (low side) has occurred, negative logic</td>
</tr>
<tr>
<td>VCC</td>
<td>Low side and logic fixed supply</td>
</tr>
<tr>
<td>ITRIP</td>
<td>Input for over-current shutdown</td>
</tr>
<tr>
<td>CAO</td>
<td>Output of current amplifier</td>
</tr>
<tr>
<td>CA-</td>
<td>Negative input of current amplifier</td>
</tr>
<tr>
<td>VS0</td>
<td>Low side return and positive input of current amplifier</td>
</tr>
<tr>
<td>VB1,2,3</td>
<td>High side floating supplies</td>
</tr>
<tr>
<td>HO1,2,3</td>
<td>High side gate drive outputs</td>
</tr>
<tr>
<td>VSO1,2,3</td>
<td>High side floating supply returns</td>
</tr>
<tr>
<td>LO1,2,3</td>
<td>Low side gate drive outputs</td>
</tr>
<tr>
<td>VSO</td>
<td>Low side return and positive input of current amplifier</td>
</tr>
</tbody>
</table>
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 1. Input/Output Timing Diagram

Figure 2. Floating Supply Voltage Transient Test Circuit

Figure 3. Deadtime Waveform Definitions

Figure 4. Input/Output Switching Time Waveform Definitions
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 5. Overcurrent Shutdown Switching Time Waveform Definitions

Figure 6. Diagnostic Feedback Operational Amplifier Circuit
IR2130/IR2132(J)(S) & (PbF)

Figure 7. Operational Amplifier Slew Rate Measurement

Figure 8. Operational Amplifier Input Offset Voltage Measurement

Figure 9. Operational Amplifier Common Mode Rejection Ratio Measurements

Figure 10. Operational Amplifier Power Supply Rejection Ratio Measurements
APPENDIX B: DATASHEET OF IR2130

Figure 11A. Turn-On Time vs. Temperature

Figure 11B. Turn-On Time vs. Supply Voltage

Figure 11C. Turn-On Time vs. Voltage

Figure 12A. Turn-Off Time vs. Temperature

Figure 12B. Turn-Off Time vs. Supply Voltage

Figure 12C. Turn-Off Time vs. Input Voltage
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 13A. Turn-On Rise Time vs. Temperature
Figure 13B. Turn-On Rise Time vs. Voltage

Figure 14A. Turn-Off Fall Time vs. Temperature
Figure 14B. Turn-Off Fall Time vs. Voltage

Figure 15A. ITRIP to Output Shutdown Time vs. Temperature
Figure 15B. ITRIP to Output Shutdown Time vs. Voltage
Figure 16A. ITRIP to Fault Indication Time vs. Temperature

Figure 16B. ITRIP to Fault Indication Time vs. Voltage

Figure 17A. LIN1,2,3 to Fault Clear Time vs. Temperature

Figure 17B. LIN1,2,3 to Fault Clear Time vs. Voltage

Figure 18A. Deadtime vs. Temperature (IR2130)

Figure 18B. Deadtime vs. Voltage (IR2130)
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 18C. Deadtime vs. Temperature (IR2132)  
Figure 18D. Deadtime vs. Voltage (IR2132)

Figure 19A. Amplifier Slew Rate (+) vs. Temperature  
Figure 19B. Amplifier Slew Rate (+) vs. Voltage

Figure 20A. Amplifier Slew Rate (-) vs. Temperature  
Figure 20B. Amplifier Slew Rate (-) vs. Voltage
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 21A. Logic “0” Input Threshold vs. Temperature
Figure 20B. Logic “0” Input Threshold vs. Voltage

Figure 22A. Logic “1” Input Threshold vs. Temperature
Figure 22B. Logic “1” Input Threshold vs. Voltage

Figure 23A. ITRIP Input Positive Going Threshold vs. Temperature
Figure 23B. ITRIP Input Positive Going Threshold vs. Voltage
Figure 26A. Offset Supply Leakage Current vs. Temperature

Figure 26B. Offset Supply Leakage Current vs. Voltage

Figure 25A. Low Level Output vs. Temperature

Figure 25B. Low Level Output vs. Voltage

Figure 24A. High Level Output vs. Temperature

Figure 24B. High Level Output vs. Voltage

Figure 23A. Low Level Output vs. Voltage

Figure 23B. Low Level Output vs. Current

Figure 22A. High Level Output vs. Voltage

Figure 22B. High Level Output vs. Current

Figure 21A. Offset Supply Leakage Current vs. Temperature

Figure 21B. Offset Supply Leakage Current vs. Voltage

Figure 20A. Low Level Output vs. Temperature

Figure 20B. Low Level Output vs. Voltage

Figure 19A. High Level Output vs. Temperature

Figure 19B. High Level Output vs. Voltage

Figure 18A. Low Level Output vs. Voltage

Figure 18B. Low Level Output vs. Current

Figure 17A. High Level Output vs. Voltage

Figure 17B. High Level Output vs. Current

Figure 16A. Offset Supply Leakage Current vs. Temperature

Figure 16B. Offset Supply Leakage Current vs. Voltage

Figure 15A. Low Level Output vs. Temperature

Figure 15B. Low Level Output vs. Voltage

Figure 14A. High Level Output vs. Temperature

Figure 14B. High Level Output vs. Voltage

Figure 13A. Low Level Output vs. Voltage

Figure 13B. Low Level Output vs. Current

Figure 12A. High Level Output vs. Voltage

Figure 12B. High Level Output vs. Current

Figure 11A. Offset Supply Leakage Current vs. Temperature

Figure 11B. Offset Supply Leakage Current vs. Voltage

Figure 10A. Low Level Output vs. Temperature

Figure 10B. Low Level Output vs. Voltage

Figure 9A. High Level Output vs. Temperature

Figure 9B. High Level Output vs. Voltage

Figure 8A. Low Level Output vs. Voltage

Figure 8B. Low Level Output vs. Current

Figure 7A. High Level Output vs. Voltage

Figure 7B. High Level Output vs. Current

Figure 6A. Offset Supply Leakage Current vs. Temperature

Figure 6B. Offset Supply Leakage Current vs. Voltage

Figure 5A. Low Level Output vs. Temperature

Figure 5B. Low Level Output vs. Voltage

Figure 4A. High Level Output vs. Temperature

Figure 4B. High Level Output vs. Voltage

Figure 3A. Low Level Output vs. Voltage

Figure 3B. Low Level Output vs. Current

Figure 2A. High Level Output vs. Voltage

Figure 2B. High Level Output vs. Current

Figure 1A. Offset Supply Leakage Current vs. Temperature

Figure 1B. Offset Supply Leakage Current vs. Voltage

APPENDIX B: DATASHEET OF IR2130
IR2130/IR2132(J)(S) & (PbF)

Figure 27A. V_{BS} Supply Current vs. Temperature

Figure 27B. V_{BS} Supply Current vs. Voltage

Figure 28A. V_{CC} Supply Current vs. Temperature

Figure 28B. V_{CC} Supply Current vs. Voltage

Figure 29A. Logic “1” Input Current vs. Temperature

Figure 29A. Logic “1” Input Current vs. Voltage

www.irf.com
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Figure 30A. Logic “0” Input Current vs. Temperature

Figure 30B. Logic “0” Input Current vs. Voltage

Figure 31A. “High” ITRIP Current vs. Temperature

Figure 31B. “High” ITRIP Current vs. Voltage

Figure 32A. “Low” ITRIP Current vs. Temperature

Figure 32B. “Low” ITRIP Current vs. Voltage
Figure 33. VBS Undervoltage (+) vs. Temperature

Figure 34. VBS Undervoltage (-) vs. Temperature

Figure 35. VCC Undervoltage (+) vs. Temperature

Figure 36. VCC Undervoltage (-) vs. Temperature

Figure 37A. FAULT Low On Resistance vs. Temperature

Figure 37B. FAULT Low On Resistance vs. Voltage
Figure 38A. Output Source Current vs. Temperature

Figure 38B. Output Source Current vs. Voltage

Figure 39A. Output Sink Current vs. Temperature

Figure 39B. Output Sink Current vs. Voltage

Figure 40A. Amplifier Input Offset vs. Temperature

Figure 40B. Amplifier Input Offset vs. Voltage
Figure 50. Maximum VS Negative Offset vs. VBS Supply Voltage

Figure 51. IR2130/IR2132 $T_J$ vs. Frequency (IRF820) $R_GATE = 33\Omega$, $V_{CC} = 15V$

Figure 52. IR2130/IR2132 $T_J$ vs. Frequency (IRF830) $R_GATE = 20\Omega$, $V_{CC} = 15V$

Figure 53. IR2130/IR2132 $T_J$ vs. Frequency (IRF840) $R_GATE = 13\Omega$, $V_{CC} = 15V$

Figure 54. IR2130/IR2132 $T_J$ vs. Frequency (IRF450) $R_GATE = 10\Omega$, $V_{CC} = 15V$
APPENDIX B: DATASHEET OF IR2130

Figure 55. IR2130J/IR2132J
TJ vs. Frequency (IRGPC20KD2)
RGATE = 33Ω, VCC = 15V

Figure 56. IR2130J/IR2132J
TJ vs. Frequency (IRGPC30KD2)
RGATE = 20Ω, VCC = 15V

Figure 57. IR2130J/IR2132J
TJ vs. Frequency (IRGPC40KD2)
RGATE = 15Ω, VCC = 15V

Figure 58. IR2130J/IR2132J
TJ vs. Frequency (IRGPC50KD2)
RGATE = 10Ω, VCC = 15V
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Case outlines

NOTES:
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-011AB.
5. MEASURED WITH THE LEADS CONstrained TO BE PERPENDICULAR TO DATUM PLANE C.
6. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS SHALL NOT EXCEED 0.25 [0.010].

28-Lead PDIP (wide body)

28-Lead SOIC (wide body)
APPENDIX B: DATASHEET OF IR2130

IR2130/IR2132(J)(S) & (PbF)

Case outline

NOTES
2. DIMENSIONS SHOWN IN MILLIMETERS [INCHES]
3. CONTROLLING DIMENSION: INCH
4. CONFORMS TO JEDEC OUTLINE MS-018AC.

44-Lead PLCC w/o 12 leads

www.irf.com 25
01-6009 00
01-3004 02(mod.) (MS-018AC)
**LEADFREE PART MARKING INFORMATION**

- **Part number**: IRxxxxxx
- **Date code**: YWW?
- **Lot Code**: ?XXXX
- **IR logo**
- **Pin 1 Identifier**
- **Assembly site code**: Per SCOP 200-002

**MARKING CODE**
- P: Lead Free Released
- ?: Non-Lead Free Released

**ORDER INFORMATION**

**Basic Part (Non-Lead Free)**
- 28-Lead PDIP IR2130 order IR2130
- 28-Lead SOIC IR2130S order IR2130S
- 28-Lead PDIP IR2132 order IR2132
- 28-Lead SOIC IR2132S order IR2132S
- 44-Lead PLCC IR2130J order IR2130J
- 44-Lead PLCC IR2132J order IR2132J

**Leadfree Part**
- 28-Lead PDIP IR2130 order IR2130PbF
- 28-Lead SOIC IR2130S order IR2130SPbF
- 28-Lead PDIP IR2132 order IR2132PbF
- 28-Lead SOIC IR2132S order IR2132SPbF
- 44-Lead PLCC IR2130J order IR2130JPbF
- 44-Lead PLCC IR2132J order IR2132JPbF
Traditionally the functions described above have required discrete circuits of some complexity but International Rectifier’s IR213X series six-channel gate drivers perform all the requirements for interfacing logic level control circuits to high power MOS-gated devices in high-side/ low-side switch configurations using up to six devices.
Six-Output 600V MGDs Simplify 3-Phase Motor Drives

1. Gate Drive Requirements
MOS-gated transistors commonly used in motor drives, UPS and converters operating at dc bus voltages up to 600VDC require voltage drive in order to achieve a saturated “ON” state condition. The drive signal must have the following characteristics:
   1) An amplitude of 10V to 15V.
   2) A low source resistance for rapid charge and discharge of the gate capacitance.
   3) A floating output so that high side switches can be driven.

In addition to the above requirements the actual driver should be capable of driving combinations of devices in both low-side and high-side switch configurations. With this in mind the driver should also provide the following:
   1) Low internal power loss at high switching frequency and maximum offset voltage.
   2) Accept ground referenced logic level input signals.
   3) Protect the power switch from damage by clamping the gate signal to the low state in the event of gate undervoltage or overvoltage or if the load current exceeds a predetermined peak value.
   4) Protect the power switch by clamping the signal to the low state if the signal inputs are disconnected.

Traditionally the functions described above have required discrete circuits of some complexity but International Rectifier’s IR213X series six-channel gate drivers perform all the requirements for interfacing logic level control circuits to high power MOS-gated devices in high-side/low-side switch configurations using up to six devices.

2. IR213x Block Diagram
As shown in Figure 1 the I.C. consists of six output drivers which receive their inputs from the three input signal generator blocks each providing two outputs. The three low-side output drivers are driven directly from the signal generators L1, L2 and L3 but the high-side drive signals H1, H2 and H3 must be level shifted before being applied to the high-side output drivers.

An undervoltage detector circuit monitoring the VCC level provides an input to inhibit the six outputs of the signal generator circuits. In addition, there are individual undervoltage lockout circuits for the high-side outputs should any of the floating bias supplies fall below a predetermined level.

The ITRIP signal which can be derived from a current sensor in the main power circuit of the equipment (current transformer, viewing resistor, etc.) is compared with a 0.5volt reference and is then “OR-ed” with the UV signal to inhibit the six signal generator outputs.

HEXFET® is the registered trademark for International Rectifier Power MOSFETs
A fault logic circuit set by the UV or ITRIP inputs provides an open drain TTL output for system indication or diagnostics. There is also an internal current amplifier in the IR2130 and IR2132 that provides an analog signal proportional to the voltage difference between $V_{SS}$ and $V_{SO}$. Thus, a viewing resistor in the main power circuit can provide a positive voltage at $V_{SO}$ and by suitable feedback resistors the current amplifier can be scaled to generate 0-5Vdc as a function of actual load current (see 2.2.4). The IR2131 does not have the internal current amplifier.

### 2.1. Input Control Logic

A logic low at any of the six inputs causes its corresponding output to go high, as shown in the truth tables (Tables 1 and 2).

Internal 50k pull-up resistors to $V_{CC}$ ensure that all outputs are low if the inputs are open-circuited.

Inputs are TTL and CMOS compatible with $V_{IH}$ set at 2.2V and $V_{IL}$ at 0.8V. A 500 nsec input filter prevents spurious triggering from fast noise pulses.

The input logic circuitry also provides deadtime to avoid overlap when nearly coincident transitions take place at the LIN and HIN input pins in the same channel. This is illustrated in Figure 2.

A further protection against shoot-through currents in the power devices is provided by shutting down both high and low outputs if both are simultaneously commanded "ON" for the IR2130 and IR2132.

---

Figure 1. Functional block diagram of the IR2130/2132 drivers.

Figure 2. Input to output timing diagram for IR2130/2132 only
For some applications such as variable reluctance drives it is necessary to enable the high side and low side outputs simultaneously. The logic circuitry of the IR2131 allows this (see table 2) and permits any output condition determined only by the 6 input logic levels.

<table>
<thead>
<tr>
<th>HIN</th>
<th>LIN</th>
<th>HO</th>
<th>LO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 1. IR2130, IR2132 Truth table for each input/output pair

<table>
<thead>
<tr>
<th>HIN</th>
<th>LIN</th>
<th>HO</th>
<th>LO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 2. IR2131 Truth table for each input/output pair

2.2 Protection Circuits and Fault Reporting

2.2.1 UV Protection

An undervoltage condition on the V\textsubscript{CC} level, defined as less than 8.9V (as V\textsubscript{CC} is reduced) and less than 9.3V nominal (as V\textsubscript{CC} is increased) causes all outputs to shutdown (see Section 2.2.3).

With V\textsubscript{CC} at around 9 volts the drivers provide marginally adequate drive voltages to ensure full enhancement of the power switches for most applications. Separate UV lockout circuits are provided on the three high-side outputs. They also have a 0.4V hysteresis band with levels of 8.3 volts for a falling bias voltage and 8.7 volts for a rising voltage. Unlike the V\textsubscript{CC} UV circuit they inhibit only their particular high-side output and do not affect the operation of any other output.

2.2.2 Current Trip

In the event of a shoot-through current or an output overload it is desirable to terminate all the output signals from the driver. This is accomplished through a current comparator circuit which monitors the voltage drop across a low side viewing resistor and compares it with a 0.5 volt reference level. The current comparator output is “OR-ed” with the V\textsubscript{CC} UV circuit output (2.2.1) so that a fault condition of either type causes the fault logic circuit to actuate.

2.2.3 Fault Logic

This circuit consists of a latch which is set by the conditions described in 2.2.2 and is reset by holding all three low-side inputs high for more than 10 microseconds or by recycling the V\textsubscript{CC} bias supply. When the fault latch is set it produces two output signals. One is used to inhibit all three input signal generator circuits thus inhibiting all six outputs. The other output signal appears as a fault indicator which goes low in the presence of a fault condition as defined in 2.2.2. The active low condition can drive an LED fault indicator or external logic circuit.

Figure 3. Current Amplifier Operation with Triangular Waveform Input
**2.2.4 Current Sensing in IR2130, IR2132**

Using the same current viewing resistor described in 2.2.2 the current sense voltage of 0-0.5V is amplified in the current amplifier to generate a 0-5V analog function for processing in an external control circuit.

In actual operation the voltage difference between the $V_{S0}$ and $V_{SS}$ pins forms the input voltage for the noninverting amplifier although only the positive current ($V_{S0}$ positive WRT $V_{SS}$) is measured. Two resistors $R_f$ and $R_{IN}$ set the gain of the amplifier as shown in Figure 3.

Actual voltage gain is given by the relationship

$$A = \frac{R_f + R_{IN}}{R_{IN}}$$

for a gain of 10 with $R_{IN} = 1k$:

$$10 = \frac{R_f + 1K}{1K}$$

$$R_f + 1K = 10K$$

$$R_f = 9K$$

Power for the current amplifier is supplied from $V_{CC}$.

The shape of the current seen in the DC link will depend on the switching topology used for the three phase bridge. Two such topologies are the “Six Step Inverter” and the “Pulse Width Modulated Inverter”. Suffice to say that for reasonable load levels at moderate to high power factors the DC link current will always be a positive value. Any negative current passed back through the free wheeling diodes in the bridge due to the lagging current will be absorbed in the bridge and not appear in the DC link.

At light or low power factor loads the negative current levels will begin to exceed the positive demands in the bridge and a net negative current will flow in the DC link. The same will occur if the load is caused to regenerate back into the system.

The output of the amplifier will not provide a negative voltage. This means that any negative current excursions in the DC link through the current sensing resistor will not appear at the output of the amplifier. This loss of information is further compounded by a characteristic of the amplifier that is not obvious from the data sheet. A recovery delay exists in the current sense amplifier operation as the input signal changes from a negative to a positive value.

The loss of negative input signals and the recovery delay of the amplifier is illustrated in Figure 4 where a triangular input was used as an example. The length of the delay is related to the $dv/dt$ at the zero crossover of the input signal. As described earlier, negative inputs to the current sense amplifier are possible at light and low power factor loads. These negative excursions of current will be lost by the current amplifier.
The recovery delay of the amplifier is due to the \( V_{s0} \) input pin to the amplifier saturating when a negative voltage is applied. The charge accumulated requires time to be removed or dissipated before the amplifier will begin to function correctly. The only method to stop this recovery delay time is to inhibit the \( V_{s0} \) input voltage from going negative.

The input voltage will generally be of a small magnitude (less than 1 volt) since it is desirable to minimize the losses across the current sensing resistor and not introduce excessive voltages that will upset the drive circuitry. Such a small voltage signal is unsuitable for diode clipping.

Figure 5 shows one way of preventing the non-inverting input to the amplifier from going negative. If a differential amplifier is used with a voltage reference to shift the effective zero current reference input signal, the output will appear as an amplified version of the input signal, offset by some positive voltage.

The relevant calculations for the selection of components for the given circuit are given in Appendix 1. It can be seen that the choice of components is limited by the total amount of resistance allowed in the gate loop, and the maximum current that can be sourced by the internal amplifier.

For those motor drives that do not use co-pak IGBTs, it is a relatively simple operation to prevent the negative component of dc link current from flowing into the current sensing resistor. The circuit in Figure 6 shows an implementation of this technique in a bridge that utilizes IGBTs. When MOSFETs are used as the switching devices an additional diode is required in series with each MOSFET to negate the internal body-drain diode.

Another possibility, suitable for lower power applications is shown in Figure 7.

Negative current components are blocked by the shunt resistor diode and forced through a second rated parallel diode. Schottky diodes are suitable for this application.

Note: The IR2131 does not have an analog current amplifier.

### 2.3 Output Drivers

The International Rectifier 213X family has six output drivers, three referenced to \( V_{s0} \) and three floating drivers capable of operating with offset voltages up to 600V positive to \( V_{s0} \). All outputs have inverted logic, i.e., they go positive when the corresponding LIN or HIN goes low unless there is an over-riding fault condition (see 2.2.3). The output current is typically 0.25A on the positive edge and 0.5A on the negative edge of the output pulse, and when driving a typical MOS gate of 1000pF results in a maximum risetime of 100 nsec and falltime of 50 nsec.

Figure 2 shows the time relationship between input and output waveforms for the IR2130, IR2132. The input filter delay is typically 300 nsec and the deadtimes are 1.5 msec minimum and 2.0 msec maximum for the IR2130 and 700 ns for the IR2131.
2.3.1 Low Side Output Drivers

Because of the current amplifier requirements and to increase noise immunity between the power ground and the ground reference of the logic circuits, the $V_{S0}$ to $V_{SS}$ offset voltage capability is bi-directional at ±5V.

2.3.2 High-Side Output Drivers

When driving inductive loads the $V_{S1}$, $V_{S2}$, and $V_{S3}$ terminals are driven negative with respect to $V_{S0}$ as inductive energy is commutated by the diodes across each low side power switch. For this reason the total offset capability is specified as -5V to +600V. The -5V spec is needed to accommodate instantaneous diode drops due to forward recovery as well as inductive effects of high current wiring, etc.

As previously mentioned in Section 2.2.1, undervoltage lockout is provided for each high side driver to prevent marginal operation if the bootstrap capacitors become discharged. This problem occurs more frequently in six-step brushless dc drives at extremely low speed or stall conditions and could result in high dissipation operation of the upper power switches if the UV lockout circuits were absent.

During long pulses, with the bootstrap capacitors supplying all the energy for the floating drivers, the capacitors gradually discharge until at 8.3 volts nominal the UV detector shuts down the output and prevents the power switch from overdissipating.

If long pulses have to be delivered to the outputs the shutdown condition can be avoided by:

1) Using larger bootstrap capacitors.
2) Refreshing bootstrap charge by momentarily turning off and reapplying input command pulse.
3) Providing continuous bias from floating dc power supplies.

Figure 7. Three-phase six-step motor drive and 6 x HFA04TB60 HEXFRED diodes
3.0 APPLICATION GUIDELINES

3.1 Bootstrap and Decoupling Capacitors

Three bootstrap capacitors are required to supply power for the floating outputs of the driver, the values of which are a function of the gate charge requirements of the power switch and the maximum power switch "ON" times.

The internal floating driver current also must be supplied from the bootstrap capacitors. After all these energy requirements have been met there must still be enough charge remaining on $C_{BOOT}$ to avoid UV shutdown (8.3V nominal).

Example:

What is the maximum $t_{ON}$ under the following conditions?

If $V_{CC} = 15V$ and the charging of the bootstrap capacitor occurs when $V_{S0} = -1.0V$ and $V_F$ of the bootstrap diode is 1.0V we have a net voltage on $C_{BOOT}$ of 15Vdc. Let us also assume that we are using a #5 size power switch such as an IRF450 or IRGPC50U either of which require a total gate charge of around 0.12 mC and that we want to maintain a $C_{BOOT}$ of 0.1pF at a minimum voltage of 10Vdc:

during discharge $\Delta V = 5V$

$Q_{AVAIL} = CV = 0.1 \times 10^{-6} \times 5 \text{ Volts} = 0.5 \text{ mC}$

$Q_{REQD} = 0.12 \text{ mC}$ (See data sheet IRF450 or IRGPC50U)

Hence, having supplied the gate charge, the gate voltage is 13.8 V (0.38 mC). From the point on, a constant leakage current $I_{QBS} = 15 \mu A$ discharges the bootstrap capacitor. The time it takes for the bootstrap capacitor to discharge to 10 V can be calculated as follow:

$\Delta t = C \times \Delta V / I = 0.1 \mu F \times 3.8 \text{ V} / 15 \mu A = 25 \text{ ms}$.

The above calculation neglects the leakage current in the bootstrap diode, which must be a fast recovery type to avoid discharging $C_{BOOT}$ as the diode starts to block voltage.

In practice, as indicated in INT-978 Section 5, it is not advisable to use a bootstrap capacitor smaller than 0.47 $\mu F$.

In terms of decoupling requirements, a capacitor at least 10X the value of $C_{BOOT}$ is required from $V_{CC}$ to $V_{SS}$ to provide adequate charging current for $C_{BOOT}$ and also to minimize voltage transients on the $V_{CC}$ supply resulting from these currents.

3.2 Power Dissipation

The drivers have a "fault" output on pin 8 which is really an open drain MOSFET with its source connected to $V_{SS}$ (pin 12). The intrinsic diode of this MOSFET has a negative temperature coefficient of $V_t$ almost exactly equal to -0.002V/°C. Thus we have a "built-in" thermometer to monitor die temperature using a -1mA constant current supply to pin 8.

Actual die temperatures are dependent on frequency of operation, the offset voltage (HVDC bus voltage) and the capacitance of the MOS-gated power switches being driven. The value of the series gate resistors also determines overall switch loss but has little effect on the driver temperature. A detailed analysis of losses in MGDs can be found in INT-978 Section 4.

Curves of junction temperature using various 500-volt MOSFETs and gate resistors versus switching frequency are to be found in the individual data sheets for the IR213X series of MOS gate drivers.
4.0 LAYOUT GUIDELINES

The driver forms the interface between the low level logic circuitry and the high power switching devices. It follows then that signal grounds and high power returns should not be mixed together indiscriminately but should follow carefully formulated rules so that crosstalk problems can be avoided. Some detailed rules are contained in Sections 5 and 6 of INT-978 as follows:

1) The gate drive returns from the three low side devices should be run to the \( V_{S0} \) pin with separate and independent tracks to avoid crosstalk between the different legs of the inverter.

2) Common mode currents arising from wiring layouts that allow load currents to flow in signal return circuits must be avoided.

3) Load current loop size must be small to minimize circuit inductance.

4) High current buses must be adequately decoupled at the switching point to minimize inductive spiking.

5) Adequate shielding between high voltage, high \( dv/dt \) points and low level signal circuits must be provided.

6) Transformer designs must minimize voltage gradients between adjacent windings and to the core to prevent capacitively coupled currents from flowing in sensitive signal circuits.

7) Power switch \( dv/dt \) values should be kept as low as possible consistent with overall system efficiency so that induced bus voltage spikes are minimized.

Contrary to generally accepted theory that faster switching is better, there are several conflicting requirements in the interface between the driver and the driven power device:

1) If the distance between driver and power stage is more than a couple of inches, the drive signal should be run in a twisted pair routed directly to the gate and source (or emitter) of the power device.

2) Drivers such as the IR2130 have low impedance outputs and consequently cause very fast switching of power MOSFETs. Severe ringing occurs at the switching transistors resulting in unwanted RFI generation and possible \( dv/dt \) failure of the power MOSFETs. A quarter-watt non-inductive series gate resistor of about 10 to 33 Ohms usually provides sufficient roll-off with \( C_{ISS} \) to damp out the ringing. With small HEXFETs (die sizes 1 to 3) the resistor value should be increased from about 30 to 50 Ohms.

3) In motor drive circuits where the load inductance is high, the motor current is commutated by diodes across the power switches when the switches are "OFF." As the opposite switch in a particular bridge leg is turned "ON" it must pull the conducting commutation diode out of conduction through its reverse recovery condition. A spike of current occurs at this time which causes ringing and RFI generation. The magnitude of the current spike can be reduced by the use of the series gate resistor described in (2) above.

5. SPECIFIC APPLICATIONS

5.1 Six-Step 3-Phase Motor Drive

Figure 4 shows a typical 3-phase non-regulated motor drive in which the IR2130 supplies all the gate drive signals for the high-side and low-side IGBTs. The IR2130 is operated from a 15-volt dc supply from a 3-terminal regulator and the inputs are derived from a six-step ring counter with its input signal supplied by a 555 astable multi-vibrator operating at 360 Hertz. The dc bus for the six-step inverter is supplied off-line by rectifying the 115-volt ac input and filtering it with a 50 microfarad 250-volt capacitor.

Motor current is sensed by a series viewing resistor in the negative bus with a 20-Ohm pot across the resistor so that a voltage proportional to load current is delivered to the ITRIP pin 9 of the IR2130. Also, a dc voltage proportional to motor current is available at pin 10. This uses a 9KΩ feedback resistor and a 1KΩ input resistor on pin 11, the inverting input to the current amplifier.
5.2 A 3-Phase Variable Reluctance Drive Using IR2131

Figure 6 shows a variable reluctance motor drive using IGBT’s and the IR2131 MOS Gate Driver. High side and low side outputs are simultaneously provided to drive each set of motor phase coils.

The inputs can be simple logic levels spaced 120 electrical degrees apart or can be pulse width modulated to control motor torque.

The values of the bootstrap capacitors are selected to prevent undervoltage lockout at the minimum frequency of operation.

Typically when the minimum frequency is around 30Hz, 10nF electrolytic capacitors are used. They must be selected for low ESR/ESL particularly when large power switches are used as the peak demand currents can be fairly high.

When starting with the bootstrap capacitors discharged, the first input commands are used to charge them and subsequent commands provide rotational power for the motor. To avoid this problem, the bootstrap capacitors can be pre-charged by connecting high value resistors across the 3 low side power switches. With the bootstrap pre-charged, all input logic signals provide rotational inputs to the motor.

5.3 General Considerations Using MOS Gate Drivers
Although the IR213X family of drivers can considerably simplify 3-phase motor drives there are some pitfalls to be avoided.

1) The \( V_{S1} \), \( V_{S2} \) and \( V_{S3} \) pins have a maximum specified rating of only -5Vdc. In high current drives it is quite common for inductive spike voltages to exceed -5V because of stray inductances, diode forward recovery problems etc. We recommend techniques as described in AN-978 Sec. 6 to address this problem.

2) High current motor drives can also generate ground bus currents which are sometimes severe enough to disrupt logic circuits and cause mis-commutation of the power switches. This usually results in catastrophic failure of the entire drive. To combat this we recommend the use of high speed optical couplers as shown in Figure 7. Using this technique, the power return and logic grounds are completely isolated from one another (see Figure 7).

Appendix 1 Component Selection

When selecting components to use with the internal current amplifier the following design guidelines should be followed.

1) The maximum value of resistor that can be inserted in the gate return path is 47 Ohms. Larger values than this may affect the switching performance of the device.

2) The maximum output current of the amplifier is 2mA under worst case conditions.

Consider the circuit configuration shown in Figure 2. The gain of the non-inverting amplifier stage is:

\[
\frac{V_{CAO}}{V_{S0}} = 1 + \frac{R1}{R2}
\]  
(1)

The signal at the \( V_{S0} \) pin may be defined by the equation:

\[
V_{S0} = V_{sense} + \left( V_{ref} - V_{sense} \right) \times \frac{R4}{R3 + R4}
\]  
(2)

Combining equations (1) and (2) gives:

\[
V_{CAO} = V_{ref} + V_{sense} \times \frac{1}{1 + \frac{R1}{R2}}
\]

If the conditions \( R1 = R3 \) and \( R2 = R4 \) are true, then the last equation collapses to:

\[
V_{out} = V_{ref} + V_{sense} \times \frac{1}{R1/R2}
\]

Using the design guidelines sets the range of resistor values that may be chosen. The 2mA current limit sets a minimum for the resistance sum \( R1 + R2 \). This limit is defined by:

\[
I_{limit} = \frac{V_{sense(max)}}{R1 + R2}; I_{limit} = 2mA, V_{sense(max)} = 5V.
\]

This means that \( R1 + R2 > 2.5 \) kOhm. \( R2 \) is limited to 47 Ohms and \( R1 > 2.45 \) kOhm. This gives a gain in the circuit of \( R1/R2 = 52 \). If the output of the amplifier is in the range \([0;+5V]\), then the offset could be \( 2.5V \), giving an allowable output voltage variation of +/-2.5V. The maximum variation of the input voltage is thus +/-50mV.

---

**Appendix 1 Component Selection**

When selecting components to use with the internal current amplifier the following design guidelines should be followed.

1) The maximum value of resistor that can be inserted in the gate return path is 47 Ohms. Larger values than this may affect the switching performance of the device.

2) The maximum output current of the amplifier is 2mA under worst case conditions.

Consider the circuit configuration shown in Figure 2. The gain of the non-inverting amplifier stage is:

\[
\frac{V_{CAO}}{V_{S0}} = 1 + \frac{R1}{R2}
\]  
(1)

The signal at the \( V_{S0} \) pin may be defined by the equation:

\[
V_{S0} = V_{sense} + \left( V_{ref} - V_{sense} \right) \times \frac{R4}{R3 + R4}
\]  
(2)

Combining equations (1) and (2) gives:

\[
V_{CAO} = V_{ref} + V_{sense} \times \frac{1}{1 + \frac{R1}{R2}}
\]

If the conditions \( R1 = R3 \) and \( R2 = R4 \) are true, then the last equation collapses to:

\[
V_{out} = V_{ref} + V_{sense} \times \frac{1}{R1/R2}
\]

Using the design guidelines sets the range of resistor values that may be chosen. The 2mA current limit sets a minimum for the resistance sum \( R1 + R2 \). This limit is defined by:

\[
I_{limit} = \frac{V_{sense(max)}}{R1 + R2}; I_{limit} = 2mA, V_{sense(max)} = 5V.
\]

This means that \( R1 + R2 > 2.5 \) kOhm. \( R2 \) is limited to 47 Ohms and \( R1 > 2.45 \) kOhm. This gives a gain in the circuit of \( R1/R2 = 52 \). If the output of the amplifier is in the range \([0;+5V]\), then the offset could be \( 2.5V \), giving an allowable output voltage variation of +/-2.5V. The maximum variation of the input voltage is thus +/-50mV.
This small signal level is possible with commercially available shunts that are low inductance to reduce noise from power device switching. It does mean however that the internal current trip function of the IR2130 cannot be used, as it has an internal 0.5V trip point. Care should be taken when using small input signal levels as the data sheet specification for the amplifier offset voltage is 10mV. An offset adjustment may need to be included in the circuit.

FIGURE CAPTIONS FOR INT-985

<table>
<thead>
<tr>
<th>Figure No.</th>
<th>Title</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Functional block diagram of the IR2130/2132 drivers</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Input to output timing diagram for IR2130/2132 only</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Current feedback amplifier connection</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Current Amplifier Operation with Triangular Waveform Input</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Differential Amplifier with Voltage Offset</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Measurement of Positive Current Components in the DC Link</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Three-phase six-step motor drive and 6 x HFA04TB60 HEXFRED diodes</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>Six-step motor drive waveforms</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>Three-phase variable reluctance motor drive</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>Recommended opto-isolated input circuit to the IR2130</td>
<td></td>
</tr>
</tbody>
</table>
The HIP4082 is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC, available in 16 lead plastic SOIC (N) and DIP packages.

Specifically targeted for PWM motor control and UPS applications, bridge based designs are made simple and flexible with the HIP4082 H-bridge driver. With operation up to 80V, the device is best suited to applications of moderate power levels.

Similar to the HIP4081, it has a flexible input protocol for driving every possible switch combination except those which would cause a shoot-through condition. The HIP4082’s reduced drive current allows smaller packaging and it has a much wider range of programmable dead times (0.1 to 4.5 µs) making it ideal for switching frequencies up to 200kHz. The HIP4082 does not contain an internal charge pump, but does incorporate non-latching level-shift translation control of the upper drive circuits.

This set of features and specifications is optimized for applications where size and cost are important. For applications needing higher drive capability the HIP4080A and HIP4081A are recommended.

**Features**

- Independently Drives 4 N-Channel FET in Half Bridge or Full Bridge Configurations
- Bootstrap Supply Max Voltage to 95VDC
- Drives 1000pF Load in Free Air at 50°C with Rise and Fall Times of Typically 15ns
- User-Programmable Dead Time (0.1 to 4.5µs)
- DIS (Disable) Overrides Input Control and Refreshes Bootstrap Capacitor when Pulled Low
- Input Logic Thresholds Compatible with 5V to 15V Logic Levels
- Shoot-Through Protection
- Undervoltage Protection
- Pb-Free Plus Anneal Available (RoHS Compliant)

**Applications**

- UPS Systems
- DC Motor Controls
- Full Bridge Power Supplies
- Switching Power Amplifiers
- Noise Cancellation Systems
- Battery Powered Vehicles
- Peripherals
- Medium/Large Voice Coil Motors
- Related Literature - TB363, Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)

**Ordering Information**

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PART MARKING</th>
<th>TEMP. RANGE (°C)</th>
<th>PACKAGE</th>
<th>PKG. DWG. #</th>
</tr>
</thead>
<tbody>
<tr>
<td>HIP4082IB*</td>
<td>HIP4082IB</td>
<td>-55 to +125</td>
<td>16 Ld SOIC (N)</td>
<td>M16.15</td>
</tr>
<tr>
<td>HIP4082IBZ*</td>
<td>4082IBZ</td>
<td>-55 to +125</td>
<td>16 Ld SOIC (N) (Pb-free)</td>
<td>M16.15</td>
</tr>
<tr>
<td>HIP4082IP</td>
<td>HIP4082IP</td>
<td>-55 to +125</td>
<td>16 Ld PDIP (Pb-free)</td>
<td>E16.3</td>
</tr>
<tr>
<td>HIP4082IPZ*</td>
<td>HIP4082IPZ (Note)</td>
<td>-55 to +125</td>
<td>16 Ld PDIP** (Pb-free)</td>
<td>E16.3</td>
</tr>
</tbody>
</table>

*Add “-T” suffix for tape and reel.

**Note:** Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

**Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.**
HIP4082

Application Block Diagram

Functional Block Diagram
Typical Application (PWM Mode Switching)
### Absolute Maximum Ratings

- **Supply Voltage, VDD**: -0.3V to 16V
- **Logic I/O Voltages**: -0.3V to VDD +0.3V
- **Voltage on AHS, BHS**: -6V (Transient) to 80V (25°C to 150°C)
- **Voltage on ALO, BLO**: VDD -0.3V to VDD +0.3V
- **Voltage on AHO, BHO**: VAHS, BHS -0.3V to VAHB, BHB +0.3V
- **Input Current, DEL**: -5mA to 0mA
- **Phase Slew Rate**: 20V/ns

**NOTE**: All voltages are relative VSS unless otherwise specified.

### Thermal Information

- **Supply Voltage, VDD**: +8.5V to +15V
- **Voltage on VSS**: -1.0V to +1.0V

### Electrical Specifications

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>T&lt;sub&gt;J=25°C&lt;/sub&gt;</th>
<th>T&lt;sub&gt;J=-55°C&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUPPLY CURRENTS &amp; UNDER VOLTAGE PROTECTION</td>
<td>V&lt;sub&gt;DD&lt;/sub&gt; Quiescent Current</td>
<td>I&lt;sub&gt;DDQ&lt;/sub&gt;</td>
<td>All inputs = 0V, R&lt;sub&gt;DEL&lt;/sub&gt; = 100K</td>
<td>1.2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>All inputs = 0V, R&lt;sub&gt;DDEL&lt;/sub&gt; = 10K</td>
<td>2.2</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;DD&lt;/sub&gt; Operating Current</td>
<td>I&lt;sub&gt;DDO&lt;/sub&gt;</td>
<td>f = 50kHz, no load</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>50kHz, no load, R&lt;sub&gt;DDEL&lt;/sub&gt; = 10Kμ</td>
<td>2.5</td>
</tr>
<tr>
<td></td>
<td>AHB, BHB Off Quiescent Current</td>
<td>I&lt;sub&gt;AHB&lt;/sub&gt;, I&lt;sub&gt;BHB&lt;/sub&gt;</td>
<td>AHI = BHI = 0V</td>
<td>0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>50kHz, no load, R&lt;sub&gt;DDEL&lt;/sub&gt; = 10Kμ</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td>AHB, BHB On Quiescent Current</td>
<td>I&lt;sub&gt;AHB&lt;/sub&gt;, I&lt;sub&gt;BHB&lt;/sub&gt;</td>
<td>AHI = BHI = VDD</td>
<td>65</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>50kHz, no load, R&lt;sub&gt;DDEL&lt;/sub&gt; = 10Kμ</td>
<td>240</td>
</tr>
<tr>
<td></td>
<td>AHS, BHS Leakage Current</td>
<td></td>
<td>VHBS = VHBS = 80V</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>V&lt;sub&gt;DD&lt;/sub&gt; Rising Undervoltage Threshold</td>
<td>V&lt;sub&gt;DDUV&lt;/sub&gt;</td>
<td>VHBS = VHBS = 80V</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = Not Connected</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>VHBS = VHBS = 96</td>
<td>6.5</td>
</tr>
</tbody>
</table>

### TURN-ON DELAY PIN DEL

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>T&lt;sub&gt;DEAD&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>R&lt;sub&gt;DDEL&lt;/sub&gt; = 100K</td>
<td>2.5</td>
<td>4.5</td>
</tr>
<tr>
<td></td>
<td>R&lt;sub&gt;DDEL&lt;/sub&gt; = 10K</td>
<td>0.27</td>
<td>0.5</td>
</tr>
</tbody>
</table>

---

**HIP4082**

**APPENDIX D: DATASHEET OF HIP4082**
GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, & BHO

**LOW LEVEL OUTPUT VOLTAGE**

- \( V_{OL} \) @ \( I_{OL} = 50mA \)
  - MIN: 0.65 V
  - TYP: 1.1 V
  - MAX: 1.2 V

- \( V_{OL} \) @ \( I_{OL} = -50mA \)
  - TYP: 0.7 V
  - MAX: 1.2 V

**HIGH LEVEL OUTPUT VOLTAGE**

- \( V_{OH} \) @ \( I_{OH} = 0V \)
  - TYP: 1.4 V
  - MAX: 2.5 V

- \( V_{OH} \) @ \( I_{OH} = 12V \)
  - TYP: 1.3 V
  - MAX: 2.7 V

**PEAK PULLUP CURRENT**

- \( I_{OP} \) @ \( V_{OUT} = 0V \)
  - TYP: 1.1 A
  - MAX: 2.5 A

- \( I_{OP} \) @ \( V_{OUT} = 12V \)
  - TYP: 1.0 A
  - MAX: 2.75 A

**Switching Specifications**

- \( V_{DD} = V_{AHB} = V_{BHB} = 12V, V_{SS} = V_{AHS} = V_{BHS} = 0V, R_{DEL} = 100K \)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>TEST CONDITIONS</th>
<th>( T_{J} = +25^\circ C )</th>
<th>( T_{J} = -55^\circ C +150^\circ C )</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lower Turn-off Propagation Delay</td>
<td>( T_{LPHL} )</td>
<td>-</td>
<td>25</td>
<td>50</td>
<td>-</td>
</tr>
<tr>
<td>Upper Turn-off Propagation Delay</td>
<td>( T_{UPHL} )</td>
<td>-</td>
<td>55</td>
<td>80</td>
<td>-</td>
</tr>
<tr>
<td>Lower Turn-on Propagation Delay</td>
<td>( T_{LPVL} )</td>
<td>-</td>
<td>40</td>
<td>85</td>
<td>-</td>
</tr>
<tr>
<td>Upper Turn-on Propagation Delay</td>
<td>( T_{UPVL} )</td>
<td>-</td>
<td>75</td>
<td>110</td>
<td>-</td>
</tr>
<tr>
<td>Rise Time</td>
<td>( T_{R} )</td>
<td>-</td>
<td>9</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>Fall Time</td>
<td>( T_{F} )</td>
<td>-</td>
<td>9</td>
<td>20</td>
<td>-</td>
</tr>
<tr>
<td>Minimum Input Pulse Width</td>
<td>( T_{WINON-OFF} )</td>
<td>50</td>
<td>-</td>
<td>50</td>
<td>-</td>
</tr>
<tr>
<td>Output Pulse Response to 50 ns Input Pulse</td>
<td>( T_{OWINOUT} )</td>
<td>63</td>
<td>-</td>
<td>-</td>
<td>80</td>
</tr>
<tr>
<td>Disable Turn-off Propagation Delay (DIS - Lower Outputs)</td>
<td>( T_{DISLOW} )</td>
<td>-</td>
<td>50</td>
<td>80</td>
<td>-</td>
</tr>
<tr>
<td>Disable Turn-off Propagation Delay (DIS - Upper Outputs)</td>
<td>( T_{DISHIGH} )</td>
<td>-</td>
<td>75</td>
<td>100</td>
<td>-</td>
</tr>
<tr>
<td>Disable Turn-on Propagation Delay (DIS - ALO &amp; BLO)</td>
<td>( T_{DOLPLH} )</td>
<td>-</td>
<td>40</td>
<td>70</td>
<td>-</td>
</tr>
<tr>
<td>Disable Turn-on Propagation Delay (DIS - AHO &amp; BHO)</td>
<td>( T_{DOLPHL} )</td>
<td>( R_{DEL} = 10K )</td>
<td>1.2</td>
<td>2</td>
<td>-</td>
</tr>
<tr>
<td>Refresh Pulse Width (ALO &amp; BLO)</td>
<td>( T_{REFPW} )</td>
<td>375</td>
<td>580</td>
<td>900</td>
<td>350</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>950</td>
</tr>
</tbody>
</table>

**Truth Table**

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A_{ILI} )</td>
<td>( A_{HI} )</td>
</tr>
<tr>
<td>( B_{ILI} )</td>
<td>( B_{HI} )</td>
</tr>
<tr>
<td>( V_{DUDV} )</td>
<td>( V_{DUDW} )</td>
</tr>
<tr>
<td>( V_{HUVL} )</td>
<td>( V_{HUVL} )</td>
</tr>
<tr>
<td>( \text{DIS} )</td>
<td>( \text{ALO, BLO, AHO, BHO} )</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>0</td>
<td>X</td>
</tr>
</tbody>
</table>

**NOTE:** X signifies that input can be either a "1" or "0".
## Pin Descriptions

<table>
<thead>
<tr>
<th>PIN NUMBER</th>
<th>SYMBOL</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>BHB</td>
<td>B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin.</td>
</tr>
<tr>
<td>2</td>
<td>BHI</td>
<td>B High-side Input. Logic level input that controls BHO driver (Pin 16). BLI (Pin 3) high level input overrides BHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides BHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD).</td>
</tr>
<tr>
<td>3</td>
<td>BLI</td>
<td>B Low-side Input. Logic level input that controls BLO driver (Pin 14). If BHI (Pin 2) is driven high or not connected externally then BLI controls both BLO and BHO drivers, with dead time set by delay currents at DEL (Pin 5). DIS (Pin 8) high level input overrides BLI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD).</td>
</tr>
<tr>
<td>4</td>
<td>ALI</td>
<td>A Low-side Input. Logic level input that controls ALO driver (Pin 13). If AHI (Pin 7) is driven high or not connected externally then ALI controls both ALO and AHO drivers, with dead time set by delay currents at DEL (Pin 5). DIS (Pin 8) high level input overrides ALI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD).</td>
</tr>
<tr>
<td>5</td>
<td>DEL</td>
<td>Turn-on DELay. Connect resistor from this pin to VSS to set timing current that defines the dead time between drivers. All drivers turn-off with no adjustable delay, so the DEL resistor guarantees no shoot-through by delaying the turn-on of all drivers. The voltage across the DEL resistor is approximately Vdd -2V.</td>
</tr>
<tr>
<td>6</td>
<td>VSS</td>
<td>Chip negative supply, generally will be ground.</td>
</tr>
<tr>
<td>7</td>
<td>AHI</td>
<td>A High-side Input. Logic level input that controls AHO driver (Pin 10). ALI (Pin 4) high level input overrides AHI high level input to prevent half-bridge shoot-through, see Truth Table. DIS (Pin 8) high level input overrides AHI high level input. The pin can be driven by signal levels of 0V to 15V (no greater than VDD).</td>
</tr>
<tr>
<td>8</td>
<td>DIS</td>
<td>DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When DIS is taken low the outputs are controlled by the other inputs. The pin can be driven by signal levels of 0V to 15V (no greater than VDD).</td>
</tr>
<tr>
<td>9</td>
<td>AHB</td>
<td>A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to this pin.</td>
</tr>
<tr>
<td>10</td>
<td>AHO</td>
<td>A High-side Output. Connect to gate of A High-side power MOSFET.</td>
</tr>
<tr>
<td>11</td>
<td>AHS</td>
<td>A High-side Source connection. Connect to source of A High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.</td>
</tr>
<tr>
<td>12</td>
<td>VDD</td>
<td>Positive supply to control logic and lower gate drivers. De-couple this pin to VSS (Pin 6).</td>
</tr>
<tr>
<td>13</td>
<td>ALO</td>
<td>A Low-side Output. Connect to gate of A Low-side power MOSFET.</td>
</tr>
<tr>
<td>14</td>
<td>BLO</td>
<td>B Low-side Output. Connect to gate of B Low-side power MOSFET.</td>
</tr>
<tr>
<td>15</td>
<td>BHS</td>
<td>B High-side Source connection. Connect to source of B High-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.</td>
</tr>
<tr>
<td>16</td>
<td>BHO</td>
<td>B High-side Output. Connect to gate of B High-side power MOSFET.</td>
</tr>
</tbody>
</table>
Timing Diagrams

FIGURE 1. INDEPENDENT MODE

X = A OR B, A AND B HALVES OF BRIDGE CONTROLLER ARE INDEPENDENT

FIGURE 2. BISTATE MODE

X = HI OR NOT CONNECTED

FIGURE 3. DISABLE FUNCTION
### Performance Curves

**FIGURE 4.** \( I_{DD} \) SUPPLY CURRENT vs TEMPERATURE AND \( V_{DD} \) SUPPLY VOLTAGE

**FIGURE 5.** \( V_{DD} \) SUPPLY CURRENT vs TEMPERATURE AND SWITCHING FREQUENCY (1000pF LOAD)

**FIGURE 6.** FLOATING (IXHB) BIAS CURRENT vs FREQUENCY AND LOAD

**FIGURE 7.** GATE SOURCE/SINK PEAK CURRENT vs BIAS SUPPLY VOLTAGE AT 25°C

**FIGURE 8.** GATE CURRENT vs TEMPERATURE, NORMALIZED TO 25°C

**FIGURE 9.** \( V_{DD} \)-\( V_{ON} \) vs BIAS VOLTAGE TEMPERATURE
Performance Curves (Continued)

- **FIGURE 10.** $V_{OL}$ vs BIAS VOLTAGE AND TEMPERATURE
- **FIGURE 11.** UNDERVOLTAGE TRIP VOLTAGES vs TEMPERATURE
- **FIGURE 12.** UPPER LOWER TURN-ON/TURN-OFF PROPAGATION DELAY vs TEMPERATURE
- **FIGURE 13.** UPPER/LOWER DIS(ABLE) TO TURN-ON/OFF vs TEMPERATURE (°C)
- **FIGURE 14.** FULL BRIDGE LEVEL-SHIFT CURRENT vs FREQUENCY (kHz)
- **FIGURE 15.** MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE

---

**APPENDIX D: DATASHEET OF HIP4082**

**HIP4082**

---

**FIGURE 10.** $V_{OL}$ vs BIAS VOLTAGE AND TEMPERATURE

**FIGURE 11.** UNDERVOLTAGE TRIP VOLTAGES vs TEMPERATURE

**FIGURE 12.** UPPER LOWER TURN-ON/TURN-OFF PROPAGATION DELAY vs TEMPERATURE

**FIGURE 13.** UPPER/LOWER DIS(ABLE) TO TURN-ON/OFF vs TEMPERATURE (°C)

**FIGURE 14.** FULL BRIDGE LEVEL-SHIFT CURRENT vs FREQUENCY (kHz)

**FIGURE 15.** MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE
HIP4082

**Performance Curves** (Continued)

![Graph 16: Dead-time vs Del Resistor and Bias Supply (VDD) Voltage](image1)

**Figure 16. Dead-time vs Del Resistor and Bias Supply (VDD) Voltage**

![Graph 17: Maximum Operating Peak AHS/BHS Voltage vs Temperature](image2)

**Figure 17. Maximum Operating Peak AHS/BHS Voltage vs Temperature**
Dual-In-Line Plastic Packages (PDIP)

NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25 mm).
6. E and eA are measured with the leads constrained to be perpendicular to datum.
7. eA and eC are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25 mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14 mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>INCHES</th>
<th>MILLIMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>-</td>
<td>0.210 - 0.219</td>
</tr>
<tr>
<td>A1</td>
<td>0.015</td>
<td>0.39 - 0.4</td>
</tr>
<tr>
<td>A2</td>
<td>0.115</td>
<td>0.29 - 0.3</td>
</tr>
<tr>
<td>B</td>
<td>0.014</td>
<td>0.36 - 0.4</td>
</tr>
<tr>
<td>B1</td>
<td>0.045</td>
<td>0.115 - 0.117</td>
</tr>
<tr>
<td>C</td>
<td>0.008</td>
<td>0.204 - 0.206</td>
</tr>
<tr>
<td>D</td>
<td>0.715</td>
<td>18.66 - 18.88</td>
</tr>
<tr>
<td>D1</td>
<td>0.005</td>
<td>- 0.13</td>
</tr>
<tr>
<td>E</td>
<td>0.300</td>
<td>7.62 - 7.8</td>
</tr>
<tr>
<td>E1</td>
<td>0.240</td>
<td>6.10 - 6.15</td>
</tr>
<tr>
<td>e</td>
<td>0.150</td>
<td>3.81</td>
</tr>
<tr>
<td>eA</td>
<td>0.300</td>
<td>7.62</td>
</tr>
<tr>
<td>eB</td>
<td>0.300</td>
<td>7.62</td>
</tr>
<tr>
<td>eC</td>
<td>0.300</td>
<td>7.62</td>
</tr>
</tbody>
</table>

Rev. 0 12/93
HIP4082

Small Outline Plastic Packages (SOIC)

NOTES:
1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

# M16.15 (JEDEC MS-012-AC ISSUE C)

16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

## SYMBOL

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>INCHES</th>
<th>MILLIMETERS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.0532</td>
<td>1.35</td>
<td>1.75</td>
</tr>
<tr>
<td>A1</td>
<td>0.0046</td>
<td>0.10</td>
<td>0.25</td>
</tr>
<tr>
<td>B</td>
<td>0.013</td>
<td>0.33</td>
<td>0.51</td>
</tr>
<tr>
<td>C</td>
<td>0.0075</td>
<td>0.19</td>
<td>0.25</td>
</tr>
<tr>
<td>D</td>
<td>0.3859</td>
<td>9.80</td>
<td>10.00</td>
</tr>
<tr>
<td>E</td>
<td>0.1497</td>
<td>3.80</td>
<td>4.00</td>
</tr>
<tr>
<td>e</td>
<td>0.050</td>
<td>1.27</td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>0.2284</td>
<td>5.80</td>
<td>6.20</td>
</tr>
<tr>
<td>h</td>
<td>0.0099</td>
<td>0.25</td>
<td>0.50</td>
</tr>
<tr>
<td>L</td>
<td>0.016</td>
<td>0.40</td>
<td>1.27</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>α</td>
<td>0°</td>
<td>8°</td>
<td>0°</td>
</tr>
</tbody>
</table>

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com