Sensor Signal Conditioning Circuit Design for Multi-Electrode Intra-Cortical Recording

by

Yi Chen

A Thesis
Submitted to the Faculty
of the
NANYANG TECHNOLOGICAL UNIVERSITY
in partial fulfillment of the requirements for the degree of
Doctor of Philosophy
in
Electrical and Electronic Engineering
2014
The thesis not only indicates the end of four years of doctoral study in NTU, but also commence a new exciting journey to a destiny still unknown to me. It might be pointless to look back and evaluate gain and loss along the way, since life is just a peaceful and never-ending stream that will eventually carry you away no matter how hard or struggling you seek for meaning or reason. However, I feel grateful towards those who guide me, help me or just share the experience with me along the way.

I would like first to thank my advisor, Assistant Professor Arindam Basu for teaching, guiding and advising me in the four years. He is a very nice guy with agreeable personality, as known to many students and staffs in the lab. He is smart and considerate, always capable of finding the best way to help throughout the process. I would never forget in those countless afternoons, he sit with me in the lab, discussing about problems and confusion I was facing either in research or in life.

I would also like to express my gratitude to my supervisors and colleagues: Dr. Minkyu Je, Dr. Kevin Chai, Dr. Xiaodan Zou, Dr. Lei Yao and Dr. Yuan Gao in Institute of Microelectronics (IME), Agency for Science, Technology and Research, for meaningful guidance, discussion and advices.

I would also like to thank my friends and colleagues for all the joy and suffer, sympathy and support we shared together. This experience will never be forgotten. Thanks also to the staffs in VIRTUS IC Design Centre for their help with the technical or administrative support. Special gratitude is given to VIRTUS footballers for all the fun we had together in every Saturday afternoon and night.
I would like to thank my parents and my dear Lucy for their support throughout the past few years. Their kind understanding is what makes all these possible.

Finally, I want to acknowledge the financial support from NTU Research Scholarship, and the UMC tapeout sponsored by MediaTek Inc, and GF tapeout support form IME.
ABSTRACT

Brain-Machine Interfaces (BMIs) have been developed in the past few decades to establish a bridge between brain and external electronics and computing devices. Driven by an increasing demand in health care industry and the rapid development of complementary metal oxide semiconductor (CMOS) and micro-electro-mechanical systems (MEMS) technology, significant progress has been achieved in the BMIs that record and process the electrical signals from the brain for the purpose of studying the brain functions or controlling an actuator. The trend is to develop cortex-implantable miniature devices integrating entire system that are bio-compatible and are able to operate chronically and autonomously. This raises significant challenge to various aspects of systems and circuits design of the BMIs due to limited resource and budget.

One promising vision of BMIs is sensing neural extracellular action potentials with an array integrating 100 or more miniature probes implanted into the cortex. To guarantee the quality of the neural signal recorded by these high impedance electrodes, customized integrated circuits (IC) are developed with multiple amplifiers on the same die, achieving on-site signal recording. Since power consumption is one of the key limiting factors of the implanted system, significant effort has been dedicated to reduce the power consumption of the front-end analog and mixed-signal circuits. However, high channel count also yields high data transmission rate, leading to considerable power consumption in wireless transmission circuits. Methods of on-chip data compression are therefore highly desirable in the implanted system. In this thesis, circuits are presented for sensing and processing the neural signals robustly.
while dissipating minimal power and reducing data rate for enhancing scalability of
the designs.

The first contribution is the design of a novel signal folding and reconstruction
scheme for neural recording applications that exploits the $1/f^n$ characteristics of the
neural signals is proposed to reduce the dynamic range in the front-end circuits. The
amplified output is ‘folded’ into a predefined range of voltage by using comparison
and reset circuits along with the core amplifier. After this output signal is digitized
and transmitted, a reconstruction algorithm is applied in the digital domain to recover
the amplified signal from the folded waveform. This scheme enables the use of an
analog-to-digital convertor with less number of bits for the same effective dynamic
range at final output. It, therefore, reduces the transmission data rate of the recording
chip. Both of these features allow power and area saving at the system level. Other
advantages of the proposed topology are increased reliability due to the removal
of pseudo-resistors, less harmonic distortion and low-voltage operation. An analy-
sis of the reconstruction error introduced by this scheme is presented along with a
MATLAB-based behaviour model for signal folding amplifier introduced to provide
estimates for reconstruction error. Measurement results from two designs in two dif-
ferent CMOS processes are presented to prove the generality of the proposed scheme
in neural recording applications. In-vivo testing results on anaesthetized rat are also
conducted to show the capability of the proposed neural amplifier to simultaneously
record local field potential and spike.

Another emerging trend of BMIs in recent years is to implement neural stim-
ulator with neural recording circuits to build a brain-machine-brain closed loop in
the implanted system. These closed-loop BMIs find vast applications in therapies of
neurological disorders, neural prosthesis and neuro-scientific research, where certain
action potential in the brain tissue are observed as a response to the neural stimulation
delivered. One challenge of building the closed-loop BMIs is to record as much of

vi
the action potential waveform as possible in the presence of large artifacts introduced by the neural stimulation. These artifacts, much larger than the action potential, usually cause saturation of the high-gain neural recording amplifier and create a long blind period of tens of milliseconds during and right after the stimulation, in which action potential cannot be properly recorded. Applying the proposed signal folding and reconstruction scheme mentioned above, a proof-of-concept IC is presented in this thesis, targeting simultaneous neural stimulation and recording. The testing results shows that the signal folding scheme creates a feedback loop that prevents the amplifier from saturation by resetting the amplifier even with artifacts at the input, leading to a reduced recovery time from the interference of the stimulation artifacts. This is the second contribution in this thesis.

Signal processing circuits can also be integrated with microelectrode array (MEA) to enable real-time on-chip processing and reduce the data transmission rate as well as the power consumption. In the BMIs used in neural prosthesis, one key component is the motor intention decoder that extracts the subjects’ intention of moving from the neural signals recorded in the motor cortex of the brain. A hardware-friendly motor intention decoding algorithm based on the Extreme Learning Machine (ELM) and its mixed-signal CMOS implementation is presented in this thesis as the final contribution. ELM is a single hidden-layer neural network, in which input weights are randomly assigned and remain unchanged in training. Only output weights are trained in a one-time manner, leading to a very fast training progress and reduced computing efforts. This neural network is realized in a mixed-signal architecture, in which random weights are implemented by exploiting transistor random mismatch in the CMOS process, while output weights are implemented in digital domain for robustness and programmability. The results of the decoded neural signal data (recorded in previously conducted animal experiments) with the proposed algorithm are shown and analyzed.
In conclusion, BMIs with multiple electrodes implanted in the cortex have experienced fast development in recent years. Next generation BMI will possibly integrate up to one thousand micro-electrodes with circuit components including neural recording, signal processing as well as sensory feedback, leading to a better performance and possibly more applications. In the BMI for neural prosthesis, for instance, better control accuracy and robustness can be obtained with more intracortical recording and feedback. Types of prosthesis can also be extended from, for instance, upper limb to bipedal. In this great interdisciplinary endeavor, power consumption and robustness of the electronics system will always be a limiting factor to the practical use of the devices. In this thesis, some problems of the front-end signal amplifying circuit of intra-cortical BMIs have been addressed and low-power solutions have been proposed. Architectural solutions to enhance scalability and reducing transmission data rate by integrating a movement classifier on-chip is also shown for the first time.
# TABLE OF CONTENTS

ACKNOWLEDGEMENTS ........................................ iii

ABSTRACT ...................................................... v

LIST OF FIGURES ........................................... xii

LIST OF TABLES ............................................. xv

LIST OF ABBREVIATIONS .................................. xvi

CHAPTER

1. Introduction and Motivation ................................ 1
   1.1 Background ........................................... 1
   1.2 Brain-Machine Interfaces ................................. 3
   1.3 Motivation ............................................ 8
   1.4 Thesis Contribution ..................................... 9
   1.5 Thesis Organization ................................... 10

2. Literature Review ........................................ 13
   2.1 Neural Signal ........................................... 13
   2.2 System architecture of BMI ......................... 19
   2.3 Microelectrode Array .................................. 20
   2.4 Neural Recording Amplifiers ............................ 22
   2.5 Analog-to-digital Convertor ............................. 35
   2.6 Spike Detection and Spike Sorting ..................... 36
   2.7 Neural Signal Decoding ................................ 38
      2.7.1 Fundamental ...................................... 38
      2.7.2 State-of-the-art decoding algorithms ............... 38
      2.7.3 Filtering techniques .............................. 39
      2.7.4 Issues ........................................... 40
   2.8 Summary .............................................. 42
3. A Digital Assisted Signal Folding Amplifier for Intra-Cortical Neural Recording Applications .......................... 45

3.1 Signal Folding .................................................. 46
   3.1.1 Concept .................................................. 46
   3.1.2 Version-One Implementation .......................... 48
   3.1.3 Version-Two Implementation ......................... 51
   3.1.4 Transient Simulation Results ......................... 51
3.2 Reconstruction ............................................... 53
3.3 Reconstruction Error Analysis .............................. 55
3.4 Measurement Results ......................................... 61
   3.4.1 Small signal measurements ............................ 61
   3.4.2 Results of Reconstruction Algorithm ............... 63
   3.4.3 Distortion and Interference .......................... 64
   3.4.4 Noise and Reconstruction Error ..................... 70
   3.4.5 In vivo Measurements .................................. 75
3.5 System Level Savings ........................................ 75
3.6 Summary ..................................................... 78

4. A Simultaneous Neural Recording and Stimulation System Using Signal Folding in Recording Circuits ......................... 83

4.1 Overview ...................................................... 84
4.2 Proposed Design .............................................. 86
4.3 Experiment Setup ............................................. 87
4.4 Measurement Results ......................................... 89
4.5 Conclusion .................................................... 94

5. A Neuromorphic IC for Neural Signal Decoding .................. 95

5.1 Experiment .................................................... 96
5.2 Extreme Learning Machine .................................. 99
5.3 A neuromorphic IC for neural signal decoding based on Extreme Learning Machine .......................... 102
   5.3.1 Architecture ............................................ 102
   5.3.2 Sub-block circuits .................................... 107
5.4 System Simulation and Parameters Setting .................. 111
   5.4.1 Parameters Setting .................................... 112
   5.4.2 System simulation results ............................. 114
5.5 Verification of neural signal decoding IC ..................... 115
   5.5.1 Circuit Blocks Verification ............................ 116
   5.5.2 Verification of Neural Signal Decoding ............. 119
   5.5.3 Power Estimation ..................................... 123
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Various types of brain-machine interfaces with different neural signal</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>acquisition methods</td>
<td></td>
</tr>
<tr>
<td>2.1</td>
<td>The diagram of the neuron</td>
<td>14</td>
</tr>
<tr>
<td>2.2</td>
<td>The formation of the action potential</td>
<td>15</td>
</tr>
<tr>
<td>2.3</td>
<td>The model of neural signal propagating through extracellular medium</td>
<td>17</td>
</tr>
<tr>
<td>2.4</td>
<td>A waveform segment of neural recording from cat motor cortex</td>
<td>18</td>
</tr>
<tr>
<td>2.5</td>
<td>A simplified diagram of BMI for the neural prosthesis</td>
<td>19</td>
</tr>
<tr>
<td>2.6</td>
<td>A generic system diagram of intra-cortical recording system</td>
<td>21</td>
</tr>
<tr>
<td>2.7</td>
<td>A typical topology proposed for neural amplifier</td>
<td>23</td>
</tr>
<tr>
<td>2.8</td>
<td>Frequency response and power spectrum of the AC-coupled capacitive feedback topology</td>
<td>25</td>
</tr>
<tr>
<td>2.9</td>
<td>A modified folded-cascode amplifier with denegerated current sources</td>
<td>26</td>
</tr>
<tr>
<td>2.10</td>
<td>A fully differential amplifier channel</td>
<td>27</td>
</tr>
<tr>
<td>2.11</td>
<td>A self-biased fully differential OTA</td>
<td>28</td>
</tr>
<tr>
<td>2.12</td>
<td>The schematic of neural amplifier proposed by R. Harrison</td>
<td>29</td>
</tr>
<tr>
<td>2.13</td>
<td>Two ways of tuning the resistance of pseudo-resistor</td>
<td>29</td>
</tr>
<tr>
<td>2.14</td>
<td>Diagram of a DC-coupled neural recording channel employing mixed-signal feedback loop</td>
<td>30</td>
</tr>
<tr>
<td>2.15</td>
<td>Diagram of a capacitive array based SAR-ADC</td>
<td>35</td>
</tr>
<tr>
<td>2.16</td>
<td>The signal processing in the spike detection and spike sorting</td>
<td>37</td>
</tr>
<tr>
<td>2.17</td>
<td>A computing architecture for neural signal decoding proposed in [1]</td>
<td>41</td>
</tr>
<tr>
<td>2.18</td>
<td>Diagram of the signal chain in the intra-cortical BMI for neural prosthesis</td>
<td>44</td>
</tr>
<tr>
<td>3.1</td>
<td>Signal Folding Concept</td>
<td>47</td>
</tr>
<tr>
<td>3.2</td>
<td>Version-One Design of the Proposed Amplifier</td>
<td>49</td>
</tr>
<tr>
<td>3.3</td>
<td>Version-Two Design of the Proposed Amplifier</td>
<td>50</td>
</tr>
<tr>
<td>3.4</td>
<td>Transient Simulation Results</td>
<td>52</td>
</tr>
<tr>
<td>3.5</td>
<td>Reconstruction Algorithm</td>
<td>53</td>
</tr>
<tr>
<td>3.6</td>
<td>Output spectrum and reconstruction error</td>
<td>56</td>
</tr>
<tr>
<td>3.7</td>
<td>Behavioral Model</td>
<td>60</td>
</tr>
<tr>
<td>3.8</td>
<td>Spectrum of reconstructed signal in simulation based on behavioral model</td>
<td>60</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>----------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>3.9</td>
<td>Frequency response and output noise spectrum</td>
<td>63</td>
</tr>
<tr>
<td>3.10</td>
<td>Measured output waveforms and spectrum for sinusoidal input</td>
<td>65</td>
</tr>
<tr>
<td>3.11</td>
<td>Measured output waveforms and spectrum for a two-tone input signal</td>
<td>66</td>
</tr>
<tr>
<td>3.12</td>
<td>Neural recording in the presence of motion artifact</td>
<td>68</td>
</tr>
<tr>
<td>3.13</td>
<td>Harmonic distortion in the proposed and conventional amplifiers</td>
<td>69</td>
</tr>
<tr>
<td>3.14</td>
<td>Output spectrum and reconstruction error</td>
<td>71</td>
</tr>
<tr>
<td>3.15</td>
<td>Total input-referred noise and SNDR</td>
<td>72</td>
</tr>
<tr>
<td>3.16</td>
<td>Time domain characterization of reconstruction error</td>
<td>73</td>
</tr>
<tr>
<td>3.17</td>
<td>Experimental setup for <em>in vivo</em> measurement</td>
<td>74</td>
</tr>
<tr>
<td>3.18</td>
<td>Neural Activity Recorded <em>in vivo</em></td>
<td>76</td>
</tr>
<tr>
<td>4.1</td>
<td>Die photo and circuits diagram of the simultaneous neural recording</td>
<td>86</td>
</tr>
<tr>
<td>4.2</td>
<td>The <em>in vitro</em> testing setup of simultaneous neural stimulation and recording</td>
<td>88</td>
</tr>
<tr>
<td>4.3</td>
<td>Measured waveforms of the simultaneous neural stimulation and recording <em>in vitro</em> testing</td>
<td>89</td>
</tr>
<tr>
<td>4.4</td>
<td>Aligned waveforms of the simultaneous neural stimulation and recording <em>in vitro</em> testing</td>
<td>90</td>
</tr>
<tr>
<td>4.5</td>
<td>Comparison of the conventional amplifier and signal folding amplifier in the <em>in vitro</em> testing</td>
<td>90</td>
</tr>
<tr>
<td>4.6</td>
<td>Comparison of the conventional amplifier and signal folding amplifier with increased sampling rate</td>
<td>92</td>
</tr>
<tr>
<td>4.7</td>
<td>Aligned waveforms of the simultaneous neural stimulation and recording <em>in vitro</em> testing with increased sampling rate</td>
<td>93</td>
</tr>
<tr>
<td>4.8</td>
<td>Comparison of the conventional amplifier and signal folding amplifier with increased stimulation duration</td>
<td>93</td>
</tr>
<tr>
<td>5.1</td>
<td>Setup of the neural signal recording and decoding in monkey finger movement experiment</td>
<td>97</td>
</tr>
<tr>
<td>5.2</td>
<td>Timing diagram of a successful trial</td>
<td>98</td>
</tr>
<tr>
<td>5.3</td>
<td>Architecture of the single hidden-layer feedforward neural network used in the Extreme Learning Machine</td>
<td>100</td>
</tr>
<tr>
<td>5.4</td>
<td>Architecture of the proposed neuromorphic IC for the neural signal decoding</td>
<td>102</td>
</tr>
<tr>
<td>5.5</td>
<td>Timing diagram of neural decoding IC</td>
<td>106</td>
</tr>
<tr>
<td>5.6</td>
<td>Schematic of the input processing circuit</td>
<td>108</td>
</tr>
<tr>
<td>5.7</td>
<td>Schematic of the current DAC used in the decoding IC</td>
<td>109</td>
</tr>
<tr>
<td>5.8</td>
<td>Schematic and waveforms of the silicon neuron used in the decoding IC</td>
<td>111</td>
</tr>
<tr>
<td>5.9</td>
<td>Flow chart of parameters setting using system simulation in MATLAB</td>
<td>113</td>
</tr>
<tr>
<td>5.10</td>
<td>Decoding accuracy of proposed decoding IC obtained by system simulation in MATLAB</td>
<td>115</td>
</tr>
<tr>
<td>5.11</td>
<td>Die photo of the proposed neural signal decoding IC</td>
<td>116</td>
</tr>
</tbody>
</table>
5.12 The output waveform of the window counter processing an input spike sequence ........................................ 117
5.13 The operation of the silicon neuron .................................................. 117
5.14 The transfer curves of the silicon neurons ........................................ 118
5.15 2-dimension mismatch graph ......................................................... 119
5.16 Histogram of mismatch in the input weights .................................... 119
5.17 Change of the decoding accuracy of the proposed IC with number of hidden-layer neurons used .......................... 120
5.18 Input and output of the proposed neural signal decoding ............. 121
5.19 Decoding accuracy of the neural signal data with and without the delayed samples ........................................... 122
5.20 Decoding accuracy of neural signal data from Monkey C, G and K 123
# LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Summary of signal acquisition methods for BMI</td>
<td>5</td>
</tr>
<tr>
<td>2.1</td>
<td>Summary of Performance Comparison among Different Works</td>
<td>33</td>
</tr>
<tr>
<td>3.1</td>
<td>Noise performance and power breakdown</td>
<td>64</td>
</tr>
<tr>
<td>3.2</td>
<td>Comparison of signal-folding and conventional topology in system level</td>
<td>78</td>
</tr>
<tr>
<td>3.3</td>
<td>Performance summary and comparison of neural amplifiers</td>
<td>79</td>
</tr>
<tr>
<td>5.1</td>
<td>Measured Current consumption of DVDD with varying number of input channel and hidden-layer neurons</td>
<td>124</td>
</tr>
<tr>
<td>5.2</td>
<td>Comparison among different works on neural decoding IC</td>
<td>125</td>
</tr>
</tbody>
</table>
### LIST OF ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS</td>
<td>Complementary metal oxide semiconductor</td>
</tr>
<tr>
<td>MEMS</td>
<td>Micro-electro-mechanical systems</td>
</tr>
<tr>
<td>BMI</td>
<td>Brain-machine interface</td>
</tr>
<tr>
<td>fMRI</td>
<td>functional magnetic resonance imaging</td>
</tr>
<tr>
<td>NIRS</td>
<td>Near infrared spectroscopy</td>
</tr>
<tr>
<td>EEG</td>
<td>Electroencephalogram</td>
</tr>
<tr>
<td>ECoG</td>
<td>Electrocorticography</td>
</tr>
<tr>
<td>MEA</td>
<td>Micro-electrodes array</td>
</tr>
<tr>
<td>ADC</td>
<td>Analog-to-Digital Converter</td>
</tr>
<tr>
<td>SNDR</td>
<td>Signal-to-Noise and Distortion Ratio</td>
</tr>
<tr>
<td>DAC</td>
<td>Digital-to-Analog Converter</td>
</tr>
<tr>
<td>SAR</td>
<td>Successive Approximation Register</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>ANN</td>
<td>Artificial Neural Network</td>
</tr>
<tr>
<td>LFP</td>
<td>Local Field Potential</td>
</tr>
<tr>
<td>ELM</td>
<td>Extreme Learning Machine</td>
</tr>
<tr>
<td>NOB</td>
<td>number-of-bits</td>
</tr>
<tr>
<td>PBS</td>
<td>phosphate-buffered saline</td>
</tr>
<tr>
<td>ASIC</td>
<td>application-specific integrated circuit</td>
</tr>
<tr>
<td>SoC</td>
<td>system-on-a-chip</td>
</tr>
<tr>
<td>NEF</td>
<td>noise efficiency factor</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction and Motivation

1.1 Background

The human brain consists of up to 200 billion neurons and 125 trillion connections between these huge amount of neurons [2], making it the most powerful and intelligent ‘machine’ in the world. Its magic power in cognition, learning and decision making are far beyond the reach of any computer or machine ever made by human beings. It is generally believed that the key of the power of the human brain lies in the enormous number of connections or ‘synapses’ between neurons. With decades of great efforts by neuroscientists, people have attained a reasonably clear understanding of a single neuron. The model of the single neuron has been taught in the courses of neurobiology, computational neuroscience, etc. in universities and colleges all around the world. Unfortunately, unlike the mechanism that guides the beautiful starry sky above us has been largely explained by the theories of relativity and quantum mechanics, the mechanism of another fabulous universe in the head of every human being termed as ‘biological neural network’ is yet to be understood and explored. But now it may be close to the dawn. Eighty years ago, the discoveries of relativity theory and quantum mechanics had greatly expanded the boundary of human knowledge and gave birth to the grand technology revolution that brought us
to where we are today. In the near future, the discovery of the theory underneath the operation of the biological neural network will undoubtedly become another grand breakthrough of sciences and technology that will again revolutionize the human society, our lives and ourselves.

The discovery of new knowledge is often boosted by the advancement of technology. The artificial neural network—a computational model inspired by biological neural network—was first proposed in 1940s [3]. But its research went into stagnation in 1970s due to insufficient computer capability of that time [4]. It regained attention later partially because of the advancement of computer power and it has now been vastly applied by scientists and engineers in machine learning and artificial intelligence. The same story happens again and again in the history of science and technology. Our era has seen the phenomenal advancement of semiconductor manufacture capacity, summarized by then well-known Moore’s law [5], giving rise to an exponential growth of computing power and other tools that enhance our ability of knowledge discovery. With the rapid development of Complementary metal oxide semiconductor (CMOS), Micro-electro-mechanical systems (MEMS) technology and other biomedical imaging technology, we may have reached the observatory on which a deeper and full picture of the ‘starry sky’ of the brain can be captured.

Human brain project [6] was announced in 2013 as one of the flagship research programmes in Europe in the next 10 years. It was largely funded by the European Union and involves many European research facilities. It is dedicated to achieve a deeper understanding of how human brain functions by large-scale computer emulation of the entire brain networks, and to boost technology advancements in brain disease treatment and neuromorphic computing. In the United States, the White House also launched the Brain Research through Advancing Innovative Neurotechnologies (BRAIN) Initiative with the goal of mapping every neuron in the brain using advanced technology [7]. Often referred to as being analogous to the successful Hu-
1.2 Brain-Machine Interfaces

Brain-machine interfaces (BMIs) have been playing a rather active and important role in the grand challenge of brain research. BMI, as implied by its name, is essentially an interfacing agent between the brain and the external electronics or mechanical devices. Rather than the indirect ways of communication through sensory, motor, expressions, speech, etc., the brain-machine interface builds a direct communication between the brain and the external devices, opening up the possibility of directly observing and studying brain activity rather than studying them indirectly.

man Genome Project, it plans to invest 300 million dollars per year in the next 10 years, expecting to even generate a greater impact on various aspects of human society. To quote Paul Alivisatos [8], the director of the Lawrence Berkeley National Laboratory, “Understanding how the brain works is arguably one of the greatest scientific challenges of our time.”
through the behavior. Besides its scientific significance, the brain-machine interfaces also provide a new technology of analyzing, diagnosing and curing brain diseases. Prototype of a brain-machine interface dedicated to neural disease detection and prevention has been shown in [9] [10] [11]. In these systems, electrical signal of the neurons is recorded by the recording circuits, enabling real-time diagnosis and applying on-site stimulation to prevent the on-set of the epilepsy. Furthermore, brain-machine interfaces, served as the key component in neural prosthesis, can be used to help the disabled regain body functions by reconnecting damaged nerve or establish directly control of a prosthesis by the brain. Some proof of concept experiments has been conducted on primates, successfully achieving ‘mind-control’ of prosthesis by subject animals in task such as reaching and grasping [12] [13]. Neural prosthesis controlled by human being is also proved to be feasible in [14] [15].

One emerging trend of neural prosthesis is to integrate artificial sensory feedback to establish a closed-loop system [16], leading to a better control accuracy, robustness and possibly more applications. Types of prosthesis can also be extended from, for instance, upper limb to bipedal. Based on this, the concept of whole body neural prosthesis has been proposed with the goal of building a clinical whole-body exoskeleton controlled by brain through BMI [17]. This concept describes an ambitious vision of grand engineering that requires inter-disciplinary efforts from life science, material science, mechanical engineering and electronics engineering. It can help not only disabled people who lose part of body function, but also those who are severely paralyzed or ‘locked in’ by motor neuron disorder [18], such as amyotrophic lateral sclerosis (ALS), or spinal cord injury. With this picture in mind, one may also imagine that this technology can be developed furthermore to extend the limitation of the human body and mind that nature gives us.

BMI usually consists of three function blocks: signal acquisition that collect signal generated by brain activity, signal processing unit that extract features from the
recorded signal as well as decode the motor intention from the extracted features, and finally, the actuator interface that controls the actuator according to the decoded results from the signal processing unit. According to the modality of the recorded signal, the mainstream BMIs can be divided into different categories, as shown in Table 1.1 and Fig. 1.1. These methods essentially form a spectrum of tools for neural signal acquisition or neural imaging, in perspective of a variation of temporal and spatial resolution.

On one end of the spectrum, with large range of imaging and low temporal and spatial resolution, there are two metabolic based imaging methods: functional magnetic resonance imaging (fMRI) and Near infrared spectroscopy (NIRS). fMRI gives a mapping of the brain activities by detecting the associated fluctuation in local blood flow in the tissue. It relies on the fact that blood flow increases with increasing neuron activity of certain cortical regions, leading to an indirect acquisition [25]. It has gained large popularity in cognitive studies to localize active regions inside the brain [26], because it is generally safe, surgery-free and capable of generating a full brain mapping. The disadvantage of the fMRI is its low temporal and spatial resolution [20]. It can only localize the neuron activities within a voxel of a few millimeters and a time window of 1 s, missing details of how a small group or a single neuron behaves and responses to an event. It is, therefore, not suitable for appli-
cations that requires high temporal and spatial resolution such as neural prosthesis. Furthermore, the huge and clumsy magnet required by magnetic resonance make it impossible for free-moving subject or long-term use. NIRS is another indirect way of imaging by referring neuron activity in the tissue to associate blood flow changes by monitoring infrared absorption rate of the tissue. It has similar temporal and spatial resolution to fMRI due to similar signal modality [21] [27]. Comparing to fMRI, NIRS is portable with wireless device available now, thus, capable of application to free-moving tasks [28].

In the center of the spectrum, Electroencephalogram (EEG) collects electrical signal of the neuron activity from a set of electrodes populated on the scalp. The electrical signals measured by EEG are the voltage fluctuation caused by ion currents flowing in and out of the neuron membrane [29]. Since it is a direct way of measuring neuron activity, EEG can provide a higher temporal resolution of around 0.02 s [30]. EEG has been applied vastly in clinical diagnosis, such as diagnosis of epilepsy, sleep disorder, coma [31] [32], as well as neural prosthesis. The EEG-based BMI is a relatively mature technology with many prototypes and commercial products available [33] [34] [35] [36]. The limitation of EEG lies on its low temporal and spatial resolution [22]. Since the electrodes are placed on the scalp, the electrical potential generated by neurons are coupled into the electrode through tissue, scalp, skin and hair. This process makes EEG signal essentially an average of simultaneous electrical activity of a cluster of neurons. The averaging or filtering effects is imposed spatially and temporally, making it impossible to separate the activity of a single neuron and a single action potential event of the neuron. Furthermore, signal quality is also degraded with multiple sources of interference, noise and artifacts being coupled into the signal path [37]. These disadvantages make EEG-based BMI not suitable for neural prosthesis with multiple degrees of freedom, such as upper limb or bipedal prosthesis. To accomplish this type of task, we need to ‘watch’ neurons
more closely [38].

Until now, all the signal modality introduced above use non-invasive acquisition. Non-invasive acquisition rules out the risk of the infection and the complexity introduced by an implant surgery. However, none of present non-invasive acquisition can provide enough information for a motor neural prosthesis to accomplish complicated work in daily-life. Electrocorticography (ECoG) is basically a invasive version of EEG, implanting multi-electrodes on the surface of the cortex right beneath the scalp. It therefore has higher temporal and spatial resolution [23] and has less vulnerability to interferences and artifacts than EEG [39]. ECoG-based brain-machine interface has been shown to successfully control a two-dimension cursor [40]. Recent study reveals its possibility of getting higher classification accuracy and generalization of movement types [41]. It is a compromise between non-invasive ECG and more invasive intra-cortical neural recording that requires electrodes penetrating the brain tissue.

Intra-cortical neural recording has gained vast popularity in research in recent years, thanks to the rapid development of CMOS and MEMS technology. Smaller electrodes can be manufactured enabling higher acquisition resolution, higher integration and less invasiveness to the tissue. Modern Micro-electrodes array (MEA) usually integrates up to 100 electrodes, each of which has a size of tens of micrometers [24]. CMOS front-end circuits are integrated with the MEA to improve signal acquisition quality and enable wireless data transmission. Very high selectivity of the electrode makes it possible to realize single-unit acquisition so that the action potential of even a single neuron can be recorded and identified, while a large number of electrodes are able to simultaneously monitor a large group of neurons in a certain cortical region [42]. Intra-cortical brain-machine interfaces has been developed to perform various intriguing tasks including dexterous finger movements [43], reaching and grasping [44] [12], bimanual operation [45], etc.
The drawbacks of the intra-cortical recording lies mainly on the fact that it is highly invasive. Considerable amount of effort has been devoted to electrode design to manufacture more biocompatible electrodes that produce less tissue damage and provide stable signal quality for a long time, and on the circuits side, to build low power front-end circuits and wireless data link for long-term operation. Another drawback is that it is largely a localized signal acquisition based on current technology, hence unable to give a full image of the brain activity. More electrodes are therefore implanted to simultaneously monitor more neurons in the cortex so that neural signals from more than one cortical region can be involved during modeling and decoding [16].

1.3 Motivation

Despite the drawbacks, intra-cortical BMI is the most promising technology available for future neural prosthesis and a very powerful tool as well in neuroscientific research to study the connectivity between neurons. For the circuit designers, significant challenge is raised from the system requirement of the intra-cortical recording. Power consumption of the implanted circuits are highly restricted to prevent tissue damage caused by the heat dissipation of the circuits [46]. Furthermore, implanted devices are predominantly supplied by small battery or wireless power link, making the power budget even more restricted, assuming a long-term operation of the devices. As the number of electrodes increases, higher channel count makes the intra-cortical recording a more challenging task, calling for the optimization of each function block as well as system architecture. Significant effort has been dedicated into the front-end circuit design to reduce power consumption [47] [48]. Beside the front-end circuits, the wireless data link, usually required to reduce the infection risk and to facilitate free-moving application, is another function block that
consumes significant amount of power because of the increasing data transmission workload. Methods of data compression are thus highly desirable [49] [50] [51].

1.4 Thesis Contribution

In this thesis, several problems of the front-end signal conditioning and signal processing circuits of the intra-cortical BMIs are addressed and low-power solutions are proposed. A number of contributions that have been achieved are listed below, mainly in two areas: (1) the sensor signal conditioning, and (2) the neural signal decoding.

The contribution on the sensor signal conditioning side includes:

- Proposed a signal folding scheme as a general architecture that can be applied to various types of amplifiers with benefits of dynamic range reduction, system power saving and interference resilience in the neural recording application.

- The design of a low power front-end amplifier in Global Foundaries (GF) 0.18µm CMOS process for weak neural signal boosting with the signal folding scheme to reduce dynamic range requirement and to save system power up to 20%.

- The design of a non-Nyquist reconstruction algorithm to recover the amplified signal for further processing and building a behavioral model for estimating reconstruction error and Signal-to-Noise and Distortion Ratio (SNDR) of the signal folding amplifier.

- Implemented a monolithic IC in GF-0.18µm CMOS process that integrates neural stimulation and neural amplifier.
• Applied signal folding scheme in simultaneous neural stimulation and recording, hence demonstrated the proposed signal folding recording circuits’ capability in fast recovery from large stimulation artifacts.

The contributions on the signal decoding side includes:

• The design of a neural network algorithm based on Extreme Learning Machine to decode motor intentions embedded in the recorded neural signal and improving the classification accuracy by increasing feature dimension by including delayed spike input.

• Implemented a mixed-signal machine learning IC in AMS-0.35μm CMOS for real-time on-chip decoding, featuring neuromorphic realization of random input weights and hidden-layer-neurons in analog domain and tunable output weights in digital domain, being the first to report a motor intention decoder ASIC in the world.

• Verified the neural signal decoding IC with monkey cortex data of finger movement tasks, resulting in real-time motor intention classification accuracy of 97.6% and energy consumption of 307 nJ per classification.

1.5 Thesis Organization

This thesis is organized as follows. Chapter 1 introduces the background of this work and gives an overview on various brain-machine interface signal acquisition methods, leading to the motivation of this work. The contributions of this work are also listed.

Chapter 2 reviews the state-of-the-art neural amplifiers for the intra-cortical recording. Thereafter, various algorithms and systems of the motor intention decoding used in the intra-cortical BMIs are described.
Chapter 3 presents the proposed signal folding scheme and its application to intra-cortical neural recording, demonstrating its benefits including dynamic range reduction, system power saving, resilience to interference, less harmonic distortion and higher robustness.

Chapter 4 presents a simultaneous neural stimulation and recording prototype chip with the proposed signal folding scheme applied to the recording circuits.

Chapter 5 proposes an algorithm based on the Extreme Learning Machine for motor intention decoding. A mixed-signal machine learning IC is implemented using the proposed algorithm for real-time on-chip decoding. The verification of this chip is also presented in this chapter.

Chapter 6 concludes the whole thesis. Some future works on the design of low-power intra-cortical neural recording and signal processing are also discussed.
Chapter 2

Literature Review

As discussed in the previous chapter, multi-channel intra-cortical BMI has become a promising candidate as a key component in the future neural prosthesis. The power consumption and robustness of the electronics system is and will always be a limiting factor in the practical use of the BMI devices. In this chapter, a literature review is provided to introduce the various aspects of the intra-cortical BMI. The formation and characteristics of the neural signal collected by the microelectrodes is described first. After a brief review of the architecture of the existing intra-cortical BMI, different types of neural recording amplifiers are discussed. In the last section, the state-of-the-art of the neural signal decoding for neural prosthesis is presented and discussed.

2.1 Neural Signal

The source of neural signal is a series of physiological actions that the neuron takes to receive, process and transmit information. A typical neuron is comprised of a soma, dendrites and an axon, as shown in Fig. 2.1. The soma is the main body of the neuron, from which dendrites and axon arise. The dendrites usually split into many branches, extending up to hundreds of micrometers and forming a
structure called ‘dendritic tree’. Several locations on the dendritic tree are connected chemically to synapses from other neurons, where the information transmitted from other neurons are received. The axon is a special cell structure extending from a site called ’axon hillock’, to some distance away from the soma that can be as long as 1 m in human. In contrast to the fact that the neuron can have multiple dendrites, only one axon arises from the neuron. The axon is in charge of propagating action potential—an electrical signal usually generated on axon hillock, to its terminal, where the axon is divided into multiple branches ending at synapses. Excited by the action potential, the synapses release the chemical neurotransmitters to the dendrites of the other neurons, completing the process of information transmission.

The neuron cells, just as other cells in animal body, are electrically polarized across the cell membrane due to different ion concentrations inside and outside the cell membrane. The cell membrane of the neuron is an electrically insulating lipid bi-layer with various types of ion channels embedded. The ion channels can be triggered chemically or electrically, allowing certain type of ions to flow in or out of
neuron. The voltage across the cell membrane, usually called membrane potential, rests at around -70 mV when there is no turbulence or stimulation from outside.

As shown in Fig. 2.2 (b), the action potential is a pulse-shaped event on membrane potential that propagates through axon, carrying information of neuron signal processing to other neurons. The formation of the action potential is described below, with the illustration of Fig. 2.2 (a). Though there can be a wide variety of ionic channels responsible for the neuronal excitability, here we describe one of the most common and basic mechanisms involving a transient sodium and a persistent potassium channel. The synapses, triggered by an action potential traveling through the axon of pre-synaptic neuron, releases chemical neurotransmitters into the gap between the synapse and post-synaptic receptor on the dendrite. The neurotransmitters, which can either be excitatory or inhibitory, accepted by the receptors, cause the depolarization or hyperpolarization of the membrane potential respectively, by turning on different types of ion channels accordingly. The term depolarization refers to an increase in the membrane potential, while hyperpolarization is a decrease in
the membrane potential. The increase of the membrane turns on or activates the fast voltage-dependent sodium ion channels which allow the influx of the sodium ions, followed by the opening of the slower voltage-dependent potassium ion channels which allow the efflux of the potassium ions. The influx of the sodium ions will cause depolarization of the membrane, while efflux of the potassium ions will cause hyperpolarization. In a certain time window, if the membrane potential crosses a certain threshold, usually around -55 mV, the opening of the sodium channels will be dominant, increasing the membrane potential which in turns opens more sodium channels. The positive feedback will make the membrane potential increase sharply in a very short time up to its peak at around 100 mV, as shown in Fig. 2.2 (b). On a slower time scale, the sodium channels start inactivating or closing and the potassium channels start activating. This leads to a decrease of the membrane potential to a level usually even lower than the resting potential. The membrane potential then recovers back to the resting potential, ready for the next firing of the action potential. The action potential usually arises at the axon hillock, which has a high population of sodium channels, propagating through axon to its multiple terminals where synapses are triggered and release neurotransmitters to other neurons.

The shape of action potential events are usually approximately identical for a given neuron. Typically, the duration of an action potential event is around 1 ms in most neurons with a event rate of up to 10-100 per second. It is widely believed that the thinking process of the brain is encoded by the timing of the action potentials in this massive network of the neurons. It is, therefore, of crucial importance to record and study the action potentials of the neurons either in neuro-scientific research or other applications such as neural prosthesis.

Action potentials can be recorded intracellularly or extracellularly. In intracellular recording, an electrode is inserted into the neuron cell for better recording quality. The advantage of intracellular recording is greatly compromised, however, by its dis-
Figure 2.3: The model of neural signal propagating through extracellular medium.

advantages of difficulty in experiment setting, destruction of the cell membrane and incapability of long-term recording. The extracellular recording, in which the electrodes are placed close to the neuron, keeps the neuron intact and therefore is more suitable for the action potential recording in BMI. The action potential waveform recorded extracellularly will be called a spike in this thesis to specifically differentiate it from intracellular recordings. Compared to the action potential recorded by intracellular recording, the amplitude of the spike is 2-3 order smaller, because of the filtering effect introduced by neuron membrane. The neuron membrane can be modelled as a serial capacitor, making extracellular spike a high-pass filtered version of the intracellular signal [52].

Except for the spikes generated by the neurons that are close to the electrodes, neural signals from distant sources can also be coupled into the electrode through extracellular medium. As depicted in Fig. 2.3, the extracellular medium can be modelled as a continuous resistance. Signals from the distant sources are coupled resistively but with higher frequency components that have largely been attenuated by the capacitive neuron membranes on the signal path. Therefore, the electrode
also collects lower frequency signal from a larger range, involving the activity from a cluster of neurons. This lower frequency component, usually called local field potential (LFP), represents a spatial average of electrical activity generated by an ensemble of neurons around the recording site. Generally, the spike recorded by MEA has an amplitude ranging from 20 µV to 200 µV and a frequency range of 200 Hz to 5 kHz. Spikes recorded by an extracellular electrode could belong to a few different neurons in close proximity of the recording site. Since each neuron generates spikes with nearly identical features (e.g. duration and amplitude), spikes can be sorted based on those features so that timing of spike generated by a single neuron can be extracted. This timing information, or metrics derived from it like 'firing rate', bears desired information for BMIs. The LFP recorded by the MEA contains low frequency components ranges from 1-200 Hz and has an amplitude up to a few mV.

Figure 2.4: A Waveform Segment of Neural Recording from Cat Motor Cortex [53]

Fig. 2.4 shows a segment of neural signal obtained by extracellular recording from an MEA [53]. Pulse-like event here are spikes while the LFP appears as an
Neural Signal Decoding

Multi-channel spike sequences

Neural Signal Decoding

Control signal

Visual feedback

Sensory feedback

Prosthesis arm

Figure 2.5: A simplified diagram of BMI for neural prosthesis

oscillating baseline for the spikes. Generally speaking, the LFP signal is ‘slow but large’ while the spikes are ‘fast but small’. From the perspective of power spectrum, the power density of neural signals collected by MEA rolls off towards higher frequency with a characteristics of $1/f^n$ approximately, where $n$ varies from 2 to 4. A filter can be applied to select desired signal component.

In addition to these information-bearing neural signals, an offset voltage is generated by the electrochemical processes at the electrode-tissue interface. This offset voltage is not biologically relevant. Since its amplitude can rise up to tens of mV, it can probably saturate the analog front-end or consume large dynamic range if it not rejected.

### 2.2 System architecture of BMI

Fig. 2.5 is a simplified diagram of a typical BMI for neural prosthesis based on the intra-cortical neural recording. The neural recording system consisting of an MEA and neural signal conditioning and processing electronics are implanted on
the cortex through surgery. The recorded data including LFP and spikes are wirelessly transmitted to external computing devices where recorded neural signals are decoded into control signals of prosthesis. The control signal can be continuous 3-D trajectory [54] or discrete decisions [55] of the prosthesis according to different tasks assigned. With the electronic link built between brain and prosthesis, the disable or paralyzed people can control the prosthesis just by thinking. The learning process happens in electronics also and in the brain. Typically, the neural signal decoding algorithm used here involves some kind of learning process that generalize mapping between input signal patterns and the desired movements. On the other hand, the brain is by nature a learning machine with high flexibility that can adapt to collaborate with the BMI through the help of feedback [54] [56] [57] [58], so that very high accuracy of decoding may not be needed. Besides the visual feedback, sensor can be installed on the prosthesis to provide tactile sensory feedback for the brain. For instance, the pressure data collected by the sensor in the process of grasping will be helpful for the subject to apply a suitable amount of strength to the object. The feedback information should be encoded in a neurological way that can be understood by the brain and delivered by neural stimulation circuits. Since this work focuses on signal conditioning and signal decoding in the intra-cortical recording, the following sections of the literature review will discuss mainly on these two components.

2.3 Microelectrode Array

The microelectrode array (MEA) is the very foundation of the capability which BMI possesses today. Empowered by fast advancement of MEMS technology, recording sites with a size of tens of micrometer can be fabricated so that only a few neurons are selected in the recording. As illustrated in Fig. 2.6, several types of microelectrodes are used in the multichannel intra-cortical neural recording. Microwires, as
Figure 2.6: A generic system diagram of intra-cortical recording system: (a) Microwire; (b) Michigan Probe; (c) Utah microelectrode array.

shown in Fig. 2.6 (a), are comprised of a core of stainless steel or tungsten connection and an insulating coat of Teflon or polyimide [59]. The diameter of microwires are around 30-50 µm. They are assembled into an array with a spacing of 200-330 µm to enable multi-channel recording. A planary silicon microelectrode developed by University of Michigan [60] is shown in Fig. 2.6 (b). The recording sites are fabricated by photolithography technology, distributed along a silicon shank of 15 µm thick, 50-100 µm wide and a few mm long. The neural recording electronics can be implemented on the planar base from which the shank extends. Several shanks can be assembled in parallel to form an array with recording sites number up to 256 [61]. The arrangement facilitates recording from different depth beneath the cortex surface. Fig. 2.6 (c) is the Utah electrodes array (UEA) –a three-dimensional silicon array fabricated by MEMS technology [62]. It is a 10-by-10 array of silicon electrodes resting at a platform of $4 \times 4 \times 1 \text{ mm}^3$, with 25-50 µm long platinum tip at
the end of each 1.5 mm long needle. UEA has advantage of having high density of recording sites but it has a fixed recording depth after fabrication. UEAs with different recording depths must therefore be used to meet the requirement of recording from various depths [43].

Based on the MEAs mentioned above, researchers have been trying to develop fully implanted neural recording and stimulation system that enables chronic real-time operation in recent years [48] [63] [64]. These systems take advantages of the continuously scaling modern CMOS processes to integrate signal conditioning and data process circuit with MEA. The signal conditioning circuits usually contains amplifiers to boost week neural signal, band-pass filter to reject noise and offset voltage and Analog-to-Digital Converter (ADC) to digitize amplified signal for data transmission and signal processing. In order to reduce chances of infection, information and power of the implanted device is transmitted by wireless telemetry link, as illustrated in the generic system diagram of the neural recording system in Fig. 2.6.

2.4 Neural Recording Amplifiers

The High channel count of MEA has placed severe constraints on the design of the signal conditioning circuits. One of these constraints is the limited circuit area. Synchronous recording of the neural signal on multiple sites requires implementing a front-end amplifier for each electrode channel. The pixel pitch of these devices is only a few hundred \( \mu \text{m} \), which limits the area available for amplifier and signal conditioning circuits for each channel. Another challenge is to suppress the noise of the amplifier with limited power budget. Power consumption of the amplifier should be minimized to prevent the damage of the brain issue caused by overheating of the implanted device. On the other hand, input-referred noise of the amplifier should be kept low enough in order not to degrade the input signal. Since there is a design trade-
Figure 2.7: A typical topology proposed by [53] for front-end amplifier in neural recording applications integrated with MEA.

off in low power and low noise level, noise efficiency factor (NEF) is introduced to evaluate the performance of amplifiers and facilitate the comparison among different designs. NEF is defined by

\[ \text{NEF} \equiv V_{\text{ni}, \text{rms}} \sqrt{\frac{2I_{\text{tot}}}{\pi \cdot U_T \cdot 4kT \cdot BW}}, \]  

(2.1)

where \( V_{\text{ni}, \text{rms}} \), \( I_{\text{tot}} \) and \( BW \) denote input-referred noise, total bias current and bandwidth of amplifier respectively. Finally, high channel count creates heavy data traffic in wireless transcutaneous transmission, consuming large amount of power. To sum up, a front-end amplifier is integrated close to the probe to boost the neural signal in every channel with various requirements in the following aspects according to the systematic configuration:

- **Noise**

  Circuit noise from amplifier should be low enough to guarantee adequate SNR
for data processing to extract neural information.

- **Input Impedance**
  The amplifier should have input impedance larger than impedance of signal source in order not to degrade weak neural signal. Furthermore, the input DC current should be negligible to guarantee the safety of brain tissue.

- **Dynamic Range**
  The dynamic range of neural amplifier should be large enough to cope with both the large LFP signal with maximum amplitude of a few mV and the small spike signal with minimum amplitude of 20 µV.

- **Input DC Offset Immunity**
  Large DC offset voltage generated by electrode-tissue interface will cause saturation if it passes through the amplifier. Hence, this offset voltage should be blocked by the amplifier.

- **Band-Pass Filtering**
  The amplifier is to amplify the desired signal component (around 200-5 kHz for the spike signal and 1-200 Hz for the LFP) as well as to suppress noise and signal outside interested band.

- **Minimize Resource Consumed**
  The amplifier has limited power and silicon area budget due to high-level integration and the target of chronic intra-cortical operation. Moreover, the off-chip components should be avoided to minimize system size.

- **High Common-Mode Rejection Ratio (CMRR) and Power-Supply Rejection Ratio (PSRR)**
  High CMRR and PSRR are expected to suppress 50/60 Hz interference and power supply noise.
To meet these challenges, an AC-coupled capacitive feedback topology was proposed in [65]. Input coupling and feedback capacitors are implemented around an operational transconductance amplifier (OTA) to amplify the neural signals. The schematic of this topology is depicted in Fig. 2.7. Frequency response of this amplifier is shown in Fig. 2.8 (a). The gain of this amplifier is determined by the ratio of input and feedback capacitors. A very large resistive element in the order of \( T \Omega \) is needed in parallel with the feedback capacitor to bias the amplifier and create a large time constant high-pass corner to eliminate DC offset voltage and low frequency noise. The low-pass corner of this amplifier is determined by the transconductance of the OTA, load capacitance and closed-loop gain. Thermal noise of amplifier consists of noise from OTA and resistive elements that provide stable DC biasing, as shown in Fig. 2.8 (b). Thermal noise from the OTA is shaped by the frequency response of the amplifier while thermal noise due to resistive elements demonstrates a feature of first-order rolling off of which the corner is determined by high-pass corner of the amplifier. Flicker noise, or so called ‘1/f noise’ is not depicted in this figure but is dominant in low frequency domain. This topology has potential of achieving low noise floor with small power consumption due to simple structure and capability.
of blocking the offset voltage with input capacitors. Therefore it is widely accepted as a basic structure for the front-end amplifier in neural recording application.

Generally, a pre-amplifier adopting this topology with a gain of 33 dB or 40 dB serves as low-noise first stage in the recording channel, followed by a band-pass filter selecting desired signals. This band-pass filter may have a mid-band gain of 10 to facilitate digitization. A buffer might be needed in some cases to provide enough driving capability for analog multiplexers or ADCs that followed.

Since then, considerable effort has been made to bring innovation in the OTA design to achieve lower NEF. A current mirror OTA is used in [65]. Large pFETs are used as input differential pair of OTA to reduce 1/f noise. Proper sizing is chosen so that input differential pair and current mirror are biased in sub-threshold and above-threshold region respectively to enhance noise performance. It achieves a NEF of 4.0 with supply voltage of +/-2.5V. A modified fold-cascode structure is introduced in the OTA design of [66], as shown in Figure. 2.9. The proposed folded-cascode struc-
Figure 2.10: A fully differential amplifier channel proposed in [64]

...ture utilizes a large scaling of 16:1 in current distribution between input branch and output branch. It results in large $g_m$ in input differential pair and small $g_m$ of current source in output branch, achieving reduced circuits noise. Matching issue, however, is introduced by the high current scaling ratio between two branches. Source degeneration technique is proposed, using on-chip resistors as degenerating elements for current mirror, converting matching of transistors into that of resistors so that better matching can be achieved. This work achieves an NEF of 2.67, while the theoretical limit of this type of amplifier is 2.02. Power consumption of the amplifier in this work is 7.56 $\mu$W.

Fully differential structure can increase common-mode rejection ratio (CMRR) and power supply rejection ratio (PSRR) by suppressing common-mode signal. A fully differential version of AC-coupled capacitive feedback amplifier is used in [64], as depicted in Fig. 2.10. The fully differential structure requires common-mode feedback (CMFB) circuits to stabilize the DC biasing of OTA, leading to increased power and area consumption. The NEF of the amplifier channel in this work is around 5.0. To confront the issue introduced by CMFB while benefiting from fully differential structure, a self-biased fully differential OTA is proposed by [67], as depicted in
Figure 2.11: A self-biased fully differential OTA proposed in [67]: The removal of CMFB due to self-biasing technique reduces area and power consumption while using nFET as well as pFET in differential pair boost $g_m$ generated by input bias current

Fig. 2.11. A class-AB type modified differential input pair is implemented in this OTA, exploiting $nFET$ as well as $pFET$ to increase the effective $g_m/I$ in input pair. CMFB circuit is not required in this OTA due to a simple self-biasing scheme provided by negative feedback from differential output to upper and lower current source directly. The area and power consumption is therefore reduced. Multiple VDDs are used in [68] to achieve low power consumption. An on-chip DC-DC converter generates a $2\cdot VDD$ supply for VGA to meet output swing requirement, leading to a VDD as low as 0.45 V. The pre-amplifiers and ADC work under VDD with a lower signal swing. The output of the VGA will be subtracted by VDD if it is larger than VDD, thus fitting it to the smaller input range of the ADC. This design reports a NEF of 1.57, which is the smallest up to date.

Large resistive elements used for DC biasing are usually realized on chip by MOS-bipolar pseudo-resistor or its modified version, as shown by transistors $M_a$—
Figure 2.12: The schematic of neural amplifier proposed in [65]: Transistors $M_a - M_d$ are connected as MOS-bipolar pseudo-resistors to provide DC path for biasing capacitive amplifier.

Figure 2.13: Two ways of tuning the resistance of pseudo-resistor [69]

$M_d$ in Fig. 2.12. Each transistor acts as a diode-connected pMOS transistor when $V_{GS}$ is negative. On the other hand, a positive $V_{GS}$ activates the parasitic lateral p-n-p bipolar junction transistor (BJT), making the transistor a diode-connected BJT. Generally speaking, with its special connections, the transistor serves as reverse-biased diode, yielding extremely high small signal resistance of the order of $T\Omega$.

There are also amplifier designs in bio-medical application using transistors biased in subthreshold region as large resistive elements [70] [71]. This technique requires additional biasing circuits causing additional power and area consumption. Tunabil-
Figure 2.14: Diagram of a DC-coupled neural recording channel employing mix-signal feedback loop to suppress offset voltage and separate LFP and spike signal [74]

ity of high-pass corner is desired to give flexibility of recording the spike and the LFP signal with same amplifier. This can be achieved by tuning the resistance of the pseudo-resistors by adjusting gate potential in a structure depicted in Fig 2.13 (a), as proposed in [66] [67] [72]. This method, however, yields asymmetric and nonlinear behavior leading to distortion in large signal. A balanced tuneable pseudo-resistors structure is proposed by [69], as depicted in Fig. 2.13 (b), where control voltage \(v_{ctrl(b)}\) and \(v_{ctrl(b)}\) are generated by additional biasing circuits. This structure yields tunable resistance of pseudo-resistors with favorable symmetric feature. Although on-chip large resistive elements are widely used in neural recording applications, no resistive element larger than 10 G\(\Omega\) has passed reliability tests, prohibiting its use in critical signal paths of commercial implanted devices [73].

It is desirable to record the LFP and spike signals simultaneously, since both signals contains relevant information in both experimental neuroscience and clinical applications [10] [75] [76]. This, however, leads to a large dynamic range and bandwidth requirement for the analog front-end. In the worst case, we assume that spikes
with an amplitude of tens of $\mu$V is added on LFPs with amplitudes of 2 mV appears at the input of the recording channel. If a noise floor of 2 $\mu$V is needed to meet minimum signal-to-noise ratio requirement of spike signal, the dynamic range of the channel is around 60 dB, resulting in a 10-bit analog-to-digital conversion. Also, this sampling has to be done fast enough to capture the information in spikes, 20 kHz being a typical choice. In general, the area and worst-case power consumption of successive approximation register (SAR) ADC, which is a typical choice in the neural recording system, increase exponentially with increasing number of bits [77] rendering the joint acquisition of spike and LFP challenging. Moreover, high channel count of the implanted neural recording system creates heavy data traffic in wireless transcutaneous transmission and consumes a large amount of power. Obviously, the bit rate (BR) of data transmission is also proportional to the number of bits (NOB) of the ADC. Therefore, it is desirable that the NOB of ADC could be reduced. Recent works show increased interest in joint recording. [78] employs switch-capacitor filtering and a 10-bit SAR ADCs to achieve 2.2 $\mu$V$_{\text{rms}}$ input-referred noise and a SNDR of 60.3 dB suitable for joint recording. An unique mixed-signal architecture is proposed in [74] to build a DC-coupled recording channel in 65 nm CMOS. Exploiting advantages of digital circuits in deep sub-micrometer CMOS process, this architecture introduces two mixed-signal feedback loops to cancel offset voltage and separate the LFP and the spikes, reducing NOB of ADC and area consumption since large input AC-coupled capacitors are removed. As shown in Fig. 2.14, outer feedback loop embedded a 7-bit offset DAC to oppress offset voltage under 1 Hz or less, while inner loop performs fine residual offset correction and LFP filtering of which high-pass corner is defined by an IIR filter. The LFP and the spike are thus separated and are available at the input of the inner DAC and the output of ADC respectively. This design consumes an area of 0.013 mm$^2$ and a power consumption of 5 $\mu$W for a full recording channel under a supply voltage of 0.5 V.
As can be concluded from the above review section, people has been competing heavily on NEF in the neural amplifier design, pushing the power efficiency to the limit. However, the wireless data transmission, as required by low infection risk and long term operation, is also a rather significant contributor to the system power consumption. Due to very large number of recording channels in the system, large amount of data throughput puts a heavy burden for the wireless data transmission. High temporal resolution in the intra-cortical recording requires higher sampling rate of ADC, according to Nyquist theory of sampling. In a neural recording system of 100 recording channels, for instance, the ADC typically samples each amplifier output at a rate higher than 20 Ksa/s to avoid aliasing, leading to a transmission rate larger than 20 Mb/s assuming an ADC resolution of 10 bits. Therefore, besides the efforts made to develop low power transmitter, data compression is also required to reduce the power consumption of the wireless transmission.

The sparseness of the spike waveform provides ample opportunity for data compression. Inspired by compressive sensing first applied in the field of image sensor, a compressive sensing method using random bases is proposed in [50]. This method is essentially to project the neural data segments at ADC output into a set of random bases and to transmit only significant components of the projection. At the receiver side, the signal is reconstructed by solving a convex optimization problem with respected to a set of signal base in which recorded signals have a sparse representation. This method achieves a compression rate of 10-40, but requires a complicated reconstruction algorithm at the receiver side. The signal quality also degrades a lot when the compression rate is high.

Since the information carried by spike waveform is largely contained in the timing of the spike firing and the waveform of the spike, spike detection and feature extraction is a natural way of data compression. Spike detection circuits, either analog or digital, detects the spike event in the recorded waveform so that only the waveform
around a spike event and the timing of the spike event are sent by transmitter. The waveform between spikes, essentially noise, is therefore discarded for power saving. The process of data compression can happen in digital domain [79] or in analog domain [51]. Implementing in digital domain is more flexible and robust. The analog implementation requires an analog spike detection circuit, which increases the complexity, but also reduces ADC power consumption, since the ADC is only turned on when the spike event is detected.

Further data compression can be achieved by on-chip spike feature extraction. As mentioned earlier, the spike signals from a few neurons can be coupled into one electrode. In this case, spike sorting is often used to cluster spikes into different groups so that timing of spike firing from a single can be found. Feature extraction is a pre-processing of spike sorting in which the features used to differentiate between spikes are extracted. With on-chip feature extraction, large data compression can be achieved by transmitting only features extracted for the spike sorting. This can also be realized either in digital domain [67] or analog domain [80] [81].

Table 2.1: Summary of Performance Comparison among Different Works

<table>
<thead>
<tr>
<th>Work</th>
<th>CMOS Process</th>
<th>Fully Diff.</th>
<th>IRNoise ($\mu V_{rms}$)</th>
<th>NEF</th>
<th>CMRR/PSRR (dB)</th>
<th>BW (kHz)</th>
<th>Gain (dB)</th>
<th>VDD/Power(V/µW)</th>
<th>Area (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[65]</td>
<td>1.5µm</td>
<td>No</td>
<td>2.2</td>
<td>4.0</td>
<td>83/85</td>
<td>7.2</td>
<td>39.5</td>
<td>±2.5/80</td>
<td>0.16</td>
</tr>
<tr>
<td>[66]</td>
<td>0.5µm</td>
<td>No</td>
<td>3.06</td>
<td>2.67</td>
<td>66/75</td>
<td>5.3</td>
<td>40.8</td>
<td>2.8/7.56</td>
<td>0.16</td>
</tr>
<tr>
<td>[64]</td>
<td>0.35µm</td>
<td>Yes</td>
<td>6.08</td>
<td>5.55</td>
<td>60/NA</td>
<td>5</td>
<td>33</td>
<td>3/8.4</td>
<td>0.02</td>
</tr>
<tr>
<td>[67]</td>
<td>0.35µm</td>
<td>Yes</td>
<td>4.9</td>
<td>8.0</td>
<td>80/90</td>
<td>20</td>
<td>40</td>
<td>±1.65/6.7</td>
<td>0.184</td>
</tr>
<tr>
<td>[74]*</td>
<td>65nm</td>
<td>No</td>
<td>4.9</td>
<td>5.99</td>
<td>75/64</td>
<td>10</td>
<td>NA</td>
<td>0.5/5.04</td>
<td>0.013</td>
</tr>
<tr>
<td>[68]**</td>
<td>0.18µm</td>
<td>Yes</td>
<td>3.2</td>
<td>1.57</td>
<td>73/NA</td>
<td>10</td>
<td>52</td>
<td>0.45/0.73</td>
<td>0.202</td>
</tr>
</tbody>
</table>

* and **: Data of [74] and [68] are corresponding to full recording channel, including pre-amplifier, filter and ADC.

To conclude this literature review and facilitate comparison, a performance table for different designs concerning neural amplifier is presented in Table 2.1. As mentioned before, considerable effort has been made to reduce power consumption.
of neural amplifier while keeping the noise floor low. A competition of achieving lower NEF has been going on for recent years. However, aiming at an implanted device capable of chronic recording, more systematic consideration in amplifier design is required, as power consumption of ADC and wireless communication is also a limiting factor. Several works address this consideration [74] [82]. [82] adopts the conventional system architecture and tries to re-examine and define the requirements of both the front-end amplifier and ADC from a perspective of system optimization. [74] starts from considering signal acquisition channel as a whole, taking advantages of better digital performance in deep sub-micrometer CMOS to assist the analog front-end. It leads to a very compact design of signal recording channel in which large input capacitors and pseudo-resistors are removed; NOB of ADC is reduced while joint recording of the LFP and spike signals is achieved. Various data compression method are also proposed to reduce the power consumption of the wireless transmission circuits.

In this work, we also try to approach neural amplifier design in a more systematic approach, leveraging the power of digital back-end processing to ease the burden of the front-end implanted device, focusing more on resistance against interference, reliability issue of pseudo-resistors and NOB reduction in the joint recording of the LFP and spike signals, rather than competing NEF. In the following chapters, a novel neural amplifier featuring signal folding is proposed with a reconstruction algorithm in the digital domain to recover the amplified signal. The concept is illustrated and the circuits and algorithm implementation is described in the next chapter. The measurement results are also presented. The signal folding and reconstruction scheme introduces error additional to circuits noise. Therefore, we conduct measurement and analysis to get a better understanding of this error, which is vital in estimating performance of the proposed scheme.
2.5 Analog-to-digital Convertor

Generally, ADCs are needed in a neural recording system to digitize the amplified neural signal, since it is easier to store, transfer and process digital signal rather than analog signal. The vision of analog signal processing [83] suggests that on-chip low power analog processing circuits can greatly reduce wireless data transmission rate and enable long-term operation of the device. However, an ADC is still needed in data verification and calibration at least.

Due to the restricted power and area budget, low resolution (8-10 bits) and low speed requirement (>20 Ksa/s for each channel), ADCs used in the neural recording systems are predominantly Successive Approximation Register (SAR). Some designs with sigma-delta ADC are proposed as an alternative, but they suffer from very large power consumption due to static basing of the operational amplifier required by sigma-delta modulation [84] [85].

The structure of a capacitive array based SAR-ADC [86] is shown in Fig. 2.15. The analog input is sampled, initiating the conversion process consisting of several approximation operations. In every approximation operation, the Digital-to-Analog Converter (DAC) output \( V_{DAC} \) is updated by the determined bits in the previous ap-
proximation operation. Then, the next Most Significant Bit (MSB) is determined by comparing the sampled analog value $V_{in}$ to $V_{DAC}$. The capacitive array is widely used in the DAC so that no static current flows through the DAC. The only operation that consumes power in the DAC is charging and discharging capacitors. This feature make the capacitive array based SAR-ADC very power efficient and thus suitable for the intra-cortical multi-channel neural signal recording.

2.6 Spike Detection and Spike Sorting

As mentioned in the previous section, information carried in the spike signal is the timing of the spiking firing of individual neuron. In order to extract this information, the first step is to detect the spike events from the noisy background. The second step is to cluster spikes into different groups according to differences in the shape of the spikes. Each group, in which spikes have similar shape, is believed to be generated by one neuron. The reasoning behind spike sorting is that the shape of spikes generated by neurons and recorded by a electrode is stereotypical, determined by geometry feature, ion channel distribution of the neuron and the transmission pathway to the electrode. It is therefore believed that shape of spikes from different neurons are distinct from each other and does not change over time, or in a long enough time period at least. The signal processing involved in the spike detection and spike sorting is depicted in Fig. 2.16.

The spike detection and spike sorting were largely done in software in the past. With advancement of CMOS technology and requirements of power saving and on-the-fly operation, many spike detection and spike sorting circuits are now appearing in literature. The simplest and yet reasonably effective way of spike detection is applying a threshold to the spike waveform. Crossing of the threshold triggers a spike event. The performance of this method degrades when signal SNR is low or noise
background is time-variant. Adaptive threshold method is proposed to automatically change threshold according to the noise level [87]. Double threshold is also proposed by add a negative threshold so that negative phase of the spike is taken into consideration [51] [79] [88]. All threshold methods mentioned above have issue of degrading performance at low signal SNR. In the case of low SNR, methods of pre-processing has bee proposed to pre-emphasize the spike before applying the threshold. Non-linear energy operator [81] is one such method that has gained a lot of popularity. It emphasizes the localized energy change at high frequency that makes the spikes pro-founder in the noisy background, leading to a better detection. It can be implemented both in analog [81] and in digital circuits [89].

The spike sorting can be accomplished in two steps–extracting features from the spike shape and then clustering the spikes according to the extracted features. Feature extraction is addressed in many works with circuit implementation in either analog or digital domain to extract various sets of features [81] [88] [89] [90]. On the other hand, only few works have achieved on-chip clustering of the spikes [91] [92]. These spike sorting processors consume significant amount of chip area and demands computational effort. Clustering also faces issues such as lack of ground truth, non-stationarities, non-Gaussian noise, etc [93]. Furthermore, a debate is still going on over whether spike sorting is necessary at all for neural signal decoding in the neural prosthesis. Experiments has been conducted to prove that without spike sorting,
multi-unit activity recorded by the electrodes can yield comparable or even better performance of decoding than those achieved using single-unit activity with spike sorting [94] [95].

2.7 Neural Signal Decoding

The recorded neural signal–sequences of spikes from different neurons around the electrodes–carries the information of motor intention of the subject. Neural signal decoding is thus a process of extracting the motor intention embedded in the recorded neural signal, the output of which is used as a command to control the prosthesis. Through this process, the subject can move the prosthesis simply through midle control.

2.7.1 Fundamental

The fundamental of current decoding algorithms can be referred back to the work done by Georgopoulos and his colleagues [96] [97]. It is revealed in the experiment that the activity intensity of some neurons in the motor cortex is tuned to be a sinusoidal function of the movement direction of the arm with respect to a preferred direction where the activity reaches its maximum. They therefore proposed to represent each neuron by a vector indicating its preferred direction. The population vectors can be obtained by linear combination of all preferred vectors in the group weighted by the firing rate in the short time period of tens of millisecond, leading to a prediction on the velocity of upcoming arm movement [98].

2.7.2 State-of-the-art decoding algorithms

State-of-the-art decoding algorithms for mapping population activity into motor intention can be categorized into two board subgroup: inferential decoders and
classifiers. The inferential decoders rely largely on behavioral models of neural activity which give an empirical understanding of the relationship between activity and movement. Optimal linear estimation [99], Bayesian inference [100], Gaussian mixture [101] and particle filtering [102] all fall into this category. The classifiers, on the other hand, rely on a consistent mapping pattern between neural activity and movement rather than a behavioral model. Various Artificial Neural Network (ANN) algorithms [13] [103] [104] and maximum likelihood methods [105] [106] are main choices in this category.

2.7.3 Filtering techniques

The performance of the decoding algorithm can be improved by filtering techniques that combine historical states with current output of the core algorithm to predict new state. Essentially, the state space—the ensemble of all possible output states obtained by the filter—is limited by the previous states. A simple intuition of this principle is that the movement of the arm tends to be smooth. A predicted state implying a very large change in direction, for instance, would be less probable. Learning is another way of improving the performance of neural decoding algorithm. A closed-loop is formed when brain receives feedback from the decoder output. The learning happens when the brain adapts to the BMI and reduces the error between direct controlled movement and target movement. Studies show that learning in such a closed-loop BMI improves the decoding performance [107] [108] [109]. With the help of the learning, the performance of a simple decoding algorithm may be found to be close to, if not better than, that of a sophisticated algorithm. The feedback in the closed-loop system is predominantly visual feedback nowadays. It is suggested that sensory feedback from the prosthesis should be included into the closed-loop learning of BMI for better performance [110] [111]. This feedback path involves physical sensors and processing circuits for collecting the states of the prosthesis,
neural encoder for converting collected data into neural signal patterns, and neural stimulator for delivering stimulator to the brain according to the signal patterns. A similar method has already gained significant clinical success in cochlear implant, which recovers auditory sensation for the hearing impaired [112].

A set of interesting experiments of neural prosthesis has been conducted on the primate animals to perform reaching and grasping [44], dexterous finger movements [43], bimanual operation [45], etc. Human testing is also conducted in [14] and [15]. In the amazing experiment described by [15], a paralyzed woman is able to grasp a bottle on a table through a direct controlled robotic arm and drink coffee inside the bottle.

2.7.4 Issues

As mentioned above, various elaborate models and methods are developed in past decades, in the pursuit of better decoding performance. These highly sophisticated decoding algorithms work reasonably well in the experiments but requires significant amount of computation efforts. Therefore, the state-of-the art neural signal decoding are mainly conducted on software, consuming a considerable amount of power, making it impractical for the long-term and daily use of the neural prosthesis. As discussed above, the next generation neural prosthesis calls for a miniaturized and less power hungry neural signal decoding that achieves real-time decoding. With an on-chip real-time neural signal decoding, the size and the power consumption of the computing device can be reduced effectively. Furthermore, up to a thousand micro-electrodes will be implanted in the next generation neural prosthesis. Integrating the neural decoding algorithm with neural recording device is also desired to reduce the wireless data transmission rate.

Until now, very few works give a solution for the on-chip neural decoding. A low-power neural decoding architecture using analog computing is proposed [83].
featuring optimization of mapping parameters in the training mode by continuous feeding of recorded neural signal and using the optimized mapping to generate the output in the operational mode. The architecture is largely an active filtering method involving massive parallel computing through low power analog filters and memories. Complicated learning algorithm of a modified gradient-descent approach is adopted on chip to minimize the error in a least-squares sense, adding to the complexity of the design. To achieve low power operation, sub-threshold design is used for lower biasing current, magnifying the mismatch and robustness issue in the analog circuits. Furthermore, except some SPICE simulation results, no measurement results are published to support the silicon viability of the architecture.

[113] proposes a neural decoding algorithm using spiking neuron network Kalman filter (SNN-KF). The proposed Kalman filter is realized by mapping it into a network of 20,000 spiking neurons. The decoding algorithm is used to decode 2-D cursor trajectory from neural data recorded by a 96-electrode array. The simulation using Nengo, a spiking neuron software package is conducted showing that the proposed algorithm deviates the results of the standard decoder within 0.03%. Future plan of this work is to implement the proposed algorithm on-chip with low-power neuromorphic circuits. The area of the chip, however, might be rather big if 20,000 spiking neurons are implemented in silicon.

A recent work proposes a universal computing architecture for neural signal decoding [1]. As depicted in Fig. 2.17, the architecture consists of internal part integrating with implanted neural recording device and external part. The internal part pre-processes the neural signal at each time step by doing binary classification for a series of possible states according a set of pre-defined rules. Only classification decision vector is transmitted to external device, reducing data rate by a factor of 10000. The transmitted data is further processed by external device in a non-causal manner, selecting a most probable state. The computation power is distributed unbalanced
Figure 2.17: A computing architecture for neural signal decoding proposed in [1]. Unit I applies a set of pre-defined rule to raw neural data, with thresholds learned externally. Only features generated by internal computation are transmitted and further processed by external computation unit E to generate decoding output.

between internal and external part, where internal part performs only light-weight logic but reduce data rate effectively and external part with less power constraint finishes more complicated computation required by the algorithm. The architecture is claimed to be universal, capable of implementing various decoding algorithm. An example using pattern matching algorithm is shown and implemented in field programmable gate array (FPGA) is shown with verification in rodent animal experiment. The power consumption of the FPGA for implementing this example is 537 $\mu$W.

In this work, a hardware-friendly neural signal decoding algorithm is proposed based on the Extreme Learning Machine. The algorithm is essentially a single hidden-layer feed-forward neural network. A neuromorphic IC is implemented in CMOS process to realize the proposed algorithm, being the first motor intention decoding ASIC in the world. The detail of the algorithm and circuits implementation is described in Chapter 5.
2.8 Summary

To sum up this chapter, a diagram of signal chain in the intra-cortical BMI for neural prosthesis is shown in Fig. 2.18. The dashed lines indicate the alternative paths. To be specific, the ADC can be shut down for the sake of power saving, if analog processing circuits are available. As pointed out earlier in 2.7.4, the spike sorting usually involves a rather complicated algorithm and considerable computing effort, though its necessity is still open to debate. Presence of the Local Field Potential (LFP) in the neural signal makes the spike detection more complicated. Therefore, the LFP is usually removed or separated from amplified neural signals before the spike detection. Studies have shown that the LFP can also be used in motor intention decoding [75] [76]. Therefore, a signal processing and decoding path can also be extended from the LFP side to build a neural signal decoding system that uses the LFP as input signal. This work focuses on motor intention decoding using the spikes, due to higher temporal and spatial resolution of the spike signals. Hence, the details of motor intention decoding using LFP is not presented here and it is not in the scope of this work.
Figure 2.18: Diagram of the signal chain in the intra-cortical BMI for neural prosthesis
Chapter 3
A Digital Assisted Signal Folding Amplifier for Intra-Cortical Neural Recording Applications

As mentioned in the literature review, significant amount of research work had focused on optimizing the neural amplifier design and also competing on the NEF. In contrast, this work places emphasis on other problems such as robustness, resistance to interference while power savings are obtained at the system level without hampering NEF. In this chapter, a neural amplifier featuring signal folding is proposed with a reconstruction algorithm in the digital domain to recover the amplified signal. This scheme provides the benefits of reducing the resolution requirement of the ADC and the transmission bit rate as well as eliminating the need for pseudo-resistors in the design. Two versions of CMOS implementation of the proposed signal folding neural amplifier are presented in this chapter, followed by presenting the measurement results, which includes in vivo data from the pre-frontal cortex of rat. Furthermore, a detailed analysis of the reconstruction error is presented. A behavioral model is also built for rapid prediction on the signal to noise and distortion ratio (SNDR) of the system for arbitrary inputs. Lastly, an estimation on the power saving of the en-
tire front-end circuits with multiple recording channels is given, demonstrating that the proposed signal folding scheme can reduce the power per channel to 80% of the power consumed by the conventional design [114].

3.1 Signal Folding

3.1.1 Concept

The proposed signal folding concept is illustrated in Fig. 3.1. Here a neural recording system with a noise floor of 2 µV is considered. Assuming the maximum input voltage range for LFP to be 2 mV, the dynamic range is 60 dB, leading to a 10-bit ADC resolution. With a gain of 500 provided by the amplifier, the input range of the ADC should be 1 V in order to cover the whole range of neural signal, between the two solid lines as shown in Fig. 3.1 (a). Reducing the NOB by 2, the ADC input range narrows to 250 mV. As indicated by the horizontal dashed lines in Fig. 3.1 (a), applying this 8-bit ADC directly to the neural signal, the information beyond the ADC input range is lost. However, in the proposed amplifier, the output signal is reset to a common DC level (vertical dashed lines) whenever it goes higher than an upper comparison threshold or goes below a lower threshold. Setting the difference between the upper and lower thresholds to be 250 mV, as shown in the lower part of Fig. 3.1(b), the output signal is folded into a smaller range that fits the input range of an 8-bit ADC. All the information can thus be digitized by the ADC with the reduced NOB. A reconstruction process is needed to recreate an amplified version of the original input signal after the data is transmitted out of the body.

As shown in Fig. 3.3(b), comparison and reset circuits are implemented together with a fully differential amplifier to realize the signal folding scheme. The core amplifier may employ the typical AC-coupled capacitive feedback topology with the closed-loop gain $G$ fixed to $C_1/C_2$ and the low-pass corner of the amplifier set to
Figure 3.1: Signal folding concept: (a) A 10-bit ADC is needed to cover the whole range of the large output from the amplifier. (b) Applying the proposed scheme, the large signal is folded into a smaller range that fits the input range of a 8-bit ADC.

\[ G_m/2\pi GCL, \]

where \( G_m \) is the transconductance of the OTA and \( C_L \) is the load capacitance. The outputs are compared with a threshold voltage \( V_{th} = V_{cm} - \Delta V_{th} \) (separate thresholds \( V_{hi} \) and \( V_{lo} \) may also be used as shown in Fig. 3.2 [115] [116]). Whenever any one of the differential outputs (\( V_{o+} \) and \( V_{o-} \)) is lower than \( V_{th} \), a narrow pulse will be generated by the ‘reset pulse generator’ block, resetting the input and output nodes of the amplifier to \( V_{incm} \) and \( V_{cm} \) respectively. The amplifier continues its amplifying function after the reset. The output signal of the amplifier is then folded into a voltage range defined by \( 2\Delta V_{th} \). Since the DC level of the capacitive amplifier is defined by the reset operation, pseudo-resistors used for DC biasing in [65] can be removed. The input nodes of the OTA become floating after the reset with the DC bias being provided by the charge stored on these nodes. Due to leakage current on the input node, the output common-mode voltage will shift away from \( V_{cm} \) until the reset circuit is triggered again. This scheme allows us to maintain the input common-mode level within a workable range in the absence of pseudo-resistors. The low-frequency components added to the output signal due to the slow common-mode change can be easily eliminated by a high pass filter after the reconstruction in the digital domain. The proposed neural recording system can benefit from the signal
folding concept in the following ways:

- **Reduced ADC resolution and transmission bit rate**
  As shown earlier, the proposed scheme can reduce the required input dynamic range of the ADC by folding a large output signal of the neural amplifier into a smaller range, leading to area and power savings. This also proportionally reduces the number of bits to be transmitted.

- **Lowered high pass corner for LFP acquisition**
  The leakage current at the input nodes of the OTA, which can be modeled as a parasitic resistor $R_{\text{leak}}$, forms a high pass filter with the effective capacitance at the input node. The corner frequency of this filter, $1/2\pi R_{\text{leak}}(C_1+A_oC_2)$, is much lower than $1/2\pi R_{\text{pseudo}}C_2$ which is formed by pseudo-resistors and feedback capacitor $C_2$. $A_o$ denotes open-loop gain of OTA. This guarantees a high-pass corner frequency low enough to capture LFP signals.

- **Reduced harmonic distortion and operation with lower supply voltages**
  The amplifier output signal is confined in a small voltage range so that the harmonic distortion caused by the amplifier can be reduced. Moreover, since a large signal is folded in to a smaller range, reduced power supplies can still provide the large ‘effective’ dynamic range.

This reset and reconstruction scheme is general and can work with any core amplifier topology in any CMOS process. Two different versions of the proposed design are implemented in silicon to verify this scheme. The detailed design of circuits used in the two versions are described in the following sub-sections.

### 3.1.2 Version-One Implementation

A version-one implementation fabricated using UMC 65-nm process has been described in detail in [115] [116]–here, it is briefly described for the sake of com-
Figure 3.2: Version-one design of the proposed Amplifier - die photo and schematics: (a) The rectangle indicates the die area where the proposed amplifier has been fabricated using UMC 65-nm process. (b) Comparison and reset circuits are used to fold the output signal of the amplifier. Unlike the conventional AC-coupled capacitive feedback amplifier, pseudo-resistors are not used. (c) OTA using a fully differential folded-cascode amplifier topology. (d) Comparator used for upper threshold voltage comparison.

The schematic of version-one implementation is shown in Fig. 3.2. The OTA used in this design is a single stage fully differential folded-cascode amplifier. A large current scaling (8:1) between the input and output branches is employed to reduce the power consumption [66]. Since this is a fully differential circuit unlike the circuits in [65] and [66], a common mode feedback (CMFB) circuit is used to define the output DC level to be $V_{cm}$. Thick-oxide devices are used for the input transistors in the differential pair to minimize the gate leakage current at the input node. $C_1$ and $C_2$ are set to be 20 pF and 200 fF respectively, aiming at a gain of 40 dB. Two different comparators are used in the comparison and reset circuits. Hysteresis is induced in both comparators to prevent the amplifier from being reset frequently. In the comparator used for the upper-threshold comparison, NMOS transistors are...
used as input transistors in order to extend the input common-mode range towards VDD. The input stage with two positive inputs provides an OR operation so that the comparator can be triggered whenever one of the positive inputs goes higher than $V_{hi}$. The comparator for the lower threshold comparison is identical to this circuit except that all the PMOS transistors are replaced by the NMOS transistors and vice versa.

This amplifier needs to be followed by another DC coupled amplifier to amplify the spikes sufficiently for digitization. However, this process would also band-limit the sharp reset events making them harder to detect. An alternative scheme is to reset the output of this amplifier also whenever the first one is reset. To overcome these issues, a second version of the amplifier having sufficient gain to interface with the ADC directly is designed.
3.1.3 Version-Two Implementation

A version-two implementation is fabricated using GlobalFoundries 0.18-µm process with a gain of 500 to enhance the capability of recording small spike signals. The die photo and schematics of the version-two design are presented in Fig. 3.3. A fully differential two-stage topology is employed in the OTA to achieve sufficient open-loop gain and output driving capability. As depicted in Fig. 3.3(c), two NMOS transistors ($M_1$ and $M_2$) along with two PMOS transistors ($M_3$ and $M_4$) are biased at the weak inversion region as input transistors to boost $g_m/I_d$ and obtain lower thermal noise [117]. Large input gate areas are chosen to reduce the flicker noise. $V_{o1+}$ and $V_{o1-}$ are simply connected to the gate of $M_5$ and $M_6$ respectively to form a CMFB path for the input stage. At the output stage, a resistive-sensing CMFB utilizing pseudo-resistors is used to define the output DC level. The CMFB benefits from the large resistance of the pseudo-resistors in achieving negligible power consumption and loading effect. To achieve a gain of 500, $C_1$ and $C_2$ are set to be 20 pF and 40 fF respectively. $C_2$ is implemented by five 200 fF capacitors connected in series to reduce the gain inaccuracy caused by parasitic capacitances.

The version-two design has simpler comparison circuits, as illustrated in Fig. 3.3(b). It takes advantage of the characteristics of differential outputs so that only one threshold voltage $V_{th}$ and one type of comparator are used with proper connections. Only two inputs are needed for the comparator input stage, as shown in Fig. 3.3 (d).

3.1.4 Transient Simulation Results

The signal-folding operation is demonstrated by SPICE simulation results of the version-one design depicted in Fig. 3.4. The input signal is a 300 Hz 6 mVpp sinusoid. $V_{lo}$ and $V_{hi}$ are set to be 0.5 V and 0.7 V respectively with a VDD of 1.2 V and a $V_{cm}$ of 0.6 V. The folded output waveform is shown in Fig. 3.4 (b). The resetting
Figure 3.4: Transient simulation results: (a) Input signal of the amplifier—a 300 Hz 6 mV_{pp} sinusoid, (b) Output waveform of the version one amplifier in simulation, (c) Resetting pulses generated by the comparison and reset circuits.
pulses generated by the comparison and reset circuits are shown in Fig. 3.4 (c).

3.2 Reconstruction

In order to recover the amplified signal, a non-Nyquist reconstruction process is applied to the signal digitized by the ADC. This is the crux of our ability to reduce the required dynamic range and relax the ADC design without losing any information in large signals. The algorithm is described as follows and with the folded output values, the reconstructed output values and the additive correction terms denoted as \( y(n) \), \( u(n) \) and \( d(n) \) respectively where \( n \) is the sample index.

![Diagram of Reconstruction Algorithm](image)

Figure 3.5: Reconstruction algorithm: (a) Folded output waveform \( y \) and the operation of setting the reset flag. (b) Derivative of the folded output waveform and the operation of interpolation and prediction. (c) Reconstructed output waveform \( u \) and the operation of DC level correction.

As illustrated in Fig. 3.5, the proposed reconstruction algorithm consists of three steps:

1) **Setting the reset flags**
To find the sample point at which a reset event occurred, the derivative of the output signal $y$ is computed and compared with a threshold. If it is larger than the threshold, a reset event is declared. This is possible as the bandwidth of neural signals is limited and is much narrower than the bandwidth of fast reset events.

2) **Interpolation and prediction**

Due to the bandwidth and slew rate limitation of the OTA, the neural amplifier needs a short period of settling time to recover from the reset mode back to the amplification mode. Also, there is an added offset right after reset due to charge injection from the switches. So a certain number of data points $n_{stl}$ in this short period are discarded. Fig. 3.5 (b) shows derivative of the recorded data before and after a reset. In order to predict and recover the value of discarded data, a polynomial interpolation is performed to link the derivative values of the waveform before and after the reset. Suppose $n_{rst}$ is the last sample before the reset occurred and $n_0$ and $n_1$ points respectively are chosen before and after the reset for curve fitting. Then $y(n_{rst} - n_0, n_{rst})$ and $y(n_{rst} + n_{stl}, n_{rst} + n_{stl} + n_1)$ denote the two waveform segments before and after reset. Finally, by integrating the derivative values obtained by the polynomial interpolation process, the value of the discarded data points as well as the first data after settling ($u(n_{rst} + n_{stl} + 1)$) can be predicted.

3) **Correction**

Every reset introduces a DC level shift between the data points before and after it. To recover the original waveform, a correction should be made to all the data after every reset. The amount of correction that needs to be added is given by $d(n_{rst} + n_{stl} + n) = u(n_{rst} + n_{stl} + 1) - y(n_{rst} + n_{stl} + 1)$. After the correction, the waveform segments before and after the reset will join and form a smooth curve.

This algorithm has been implemented in MATLAB and can be moved to hardware in the future.
3.3 Reconstruction Error Analysis

The reconstruction process does not create a perfect replica of the original neural signal; instead, some error is introduced in the prediction due to the finite polynomial order used in the curve fitting process as well as thermal noise and limited bandwidth of the amplifier. This reconstruction error, added to the source and circuit noise, can be a limiting factor in the achievable signal-to-noise ratio (SNR) of the neural recording system. As an example, consider the measured spectrum of the reconstructed signal for an amplifier (the version-two design) for different input sinusoids as shown in Fig. 3.6. The details of the measurement setup will be provided in the next section; but it is interesting to note the variation in the spectrum depending on input signal parameters. First, the spectrum of the reconstructed output for the same input signal frequency (100 Hz) but with different amplitudes are shown in Fig. 3.6(a). With increasing amplitude, the magnitude of the reconstruction error, mostly limited in the low frequency band, increases. The second trend observed in Fig. 3.6(b) is when the input signal frequency increases and amplitude stays constant at 0.8 mVpp, the error increases again. It can also be observed that these errors do not affect the noise in the spike band due to its low-pass characteristic in the spectrum. Hence, analysis and modeling of these non-trivial characteristics of the reconstruction error are necessary to predict how the error affects the performance of the neural recording amplifier.

As mentioned in the previous section, the reconstruction algorithm is basically the addition of a predicted correction term to each data point in a recording sequence, which is represented as

\[ u(n) = y(n) + d(n), \] (3.1)

where \( u(n) \), \( y(n) \) and \( d(n) \) are as described earlier. After the reconstruction, the
signal passes through a digital high-pass filter. The final output signal of the whole recording system is given by

\[ v(n) = hpf(n) * u(n) = hpf(n) * y(n) + hpf(n) * d(n), \]  

(3.2)

where \( hpf(n) \) denotes the impulse response of the high pass filter and ‘*’ denotes the convolution operation. Applying the z-transform to both sides of the above equation
gives:

\[ V(z) = HPF(z)Y(z) + HPF(z)D(z), \]  
(3.3)

where \( HPF(z) \), \( Y(z) \) and \( D(z) \) denote the z-transforms of \( hpf(n) \), \( y(n) \) and \( d(n) \) respectively.

According to the reconstruction algorithm, \( d(n) \) for a particular data point is calculated by accumulating the correction terms induced by all the preceding reset operations, which can be described by:

\[ d(n) = d(n-1) + c(n) + \Delta c(n), \]  
(3.4)

where \( c(n) \) and \( \Delta c(n) \) denote the ideal correction term and the correction error introduced by the reconstruction respectively. Intuitively, at every reset, \( c(n) \) is the ideal value of correction to be applied to merge two segments of the waveform before and after the particular reset operation. Hence, to obtain the actual desired waveform, all such correction terms at the resets that have occurred till the current time are needed to be accumulated. However, due to the imprecision in estimating \( c(n) \), an error \( \Delta c(n) \) is introduced here. Both \( c(n) \) and \( \Delta c(n) \) are pulse sequences in which all the data points except those at reset time instants are zero. Both the time and amplitude of the pulses at the reset time instants are random. Applying the discrete Fourier transform (DFT) to both sides of (3.4) gives:

\[ D(z) = \frac{C(z)}{1-z^{-1}} + \frac{\Delta C(z)}{1-z^{-1}}, \]  
(3.5)

where the second term is the error term. Substituting \( D(z) \) in (3.3) by the expression
in (3.5), the final output signal can be expressed as

\[ V(z) = HPF(z) \cdot Y(z) + HPF(z) \cdot \frac{C(z)}{1-z^{-1}} + HPF(z) \cdot \frac{\Delta C(z)}{1-z^{-1}}. \]  

(3.6)

The third term is the reconstruction error that appears in the final output signal. In this work, the high-pass filtering is realized by subtracting the moving average from the original signal. So the transfer function of the high-pass filter is given by:

\[ HPF(z) = 1 - \frac{1+z^{-1}+z^{-2}+\ldots+z^{-(k-1)}}{k}. \]  

(3.7)

The parameter \( k \) determines the high-pass corner given by the expression \( f_{hi} = 1/kT_s \) where \( T_s \) is the sampling time in sec. When \( k \) is equal to the number of samples per second, the high-pass corner is 1 Hz.

If the resets happen at random instants introducing random errors in amplitude, it can be assumed that the spectrum of \( \Delta c(n) \) is white, i.e. \( \Delta C(f) = \bar{c}df \). Thus the spectrum of reconstruction error is a white noise spectrum shaped by a high-pass filter and integrator \( \frac{1}{1-z^{-1}} \), which results in a low-pass-shaped spectrum where the major power components stay at low frequencies. It can be concluded that the total error power is proportional to the value of \( \bar{c} \) for a fixed transfer function \( HPF(z) \).

However, the value of \( \bar{c} \) is dependent on the input signal. This can be understood intuitively by noting that the magnitude of error will depend on the frequency of resets (more resets imply more error), which in turn depends on the amplitude and rate of change of the input. Hence, \( \bar{c} \) will be denoted as \( \bar{c}(V_{in}) \) in the following sections to explicitly denote this dependence. Finally, an expression can be derived
for the spectrum of the total input referred noise and error ($V_{n,e}^{in}$) for this amplifier as:

$$V_{n,e}^{in}(f) = V_{n}^{in}(f) + V_{e}^{in}(f)$$

$$= V_n^{in}(f) + \frac{1}{G} \cdot HPF(f) \cdot \frac{\overline{c}(V_{in})}{1 - e^{-j2\pi f T_s}} d f$$

$$\approx V_n^{in}(f) + \frac{1}{G} \cdot \frac{\overline{c}(V_{in})}{2\pi f T_s} (f >> \frac{1}{kT_s})$$

(3.8)

where $V_{n}^{in}$ and $V_{e}^{in}$ denote the input referred noise and reconstruction error, respectively; $f$ denotes the frequency variable and other symbols have the same meaning as defined earlier. In the following sections, we shall also use $\overline{V_{n,e}^{in}}$ to denote the rms quantity. $V_{n}^{in}$ contains both thermal and flicker noise while $V_{e}^{in}$ contains a signal dependent part $c_2$ (described earlier) and a signal independent (but process dependent) part $c_1$ due to the leakage current induced resets. As discussed in Section 3.1.1, we use reset scheme instead of pseudo-resistors to define the DC bias of the neural amplifier. When reset switches are off, due to leakage current on the input node, the output common-mode voltage will shift away from $V_{cm}$ until the reset circuit is triggered again. These resets are denoted as leakage current induced resets in the following sections, different from the resets caused by the large amplitude input signals. The resets caused by the large amplitude input signals are denoted as signal induced resets. However, the signal independent part is very small (shown in section 3.4) and can be neglected for most cases. In other words, we can write:

$$\overline{c}(V_{in}) = c_1 + c_2(V_{in}) \approx c_2(V_{in})$$

(3.9)

A corner frequency $f_{cor}$ can be defined here, similar to the flicker noise corner, where the spectral density of $V_{e}^{in}$ is same as that of the thermal noise component in $V_{n}^{in}$.

For pure sinusoids, estimates of the reconstruction error can be provided; however, due to the non-linear nature of the reconstruction, it is non-trivial to use those
A Bandwidth \( V_{th} \), \( t_{rst} \), \( A \), \( V_{in} \) \( Bandwidth \)

Behavioral Model

Figure 3.7: Behavioral model: Circuits parameters such as bandwidth, input-referred noise, reset pulse width and gain are provided by Cadence simulation.

Figure 3.8: Spectrum of reconstructed signal in simulation based on behavioral model: The reconstructed signal spectrum and best fit theoretical curve with 10 Hz 2.2 mV\(_{pp}\) input signal.

estimates to predict error for a non-sinusoidal signal (e.g. LFP which has a broad spectrum). In order to evaluate the reconstruction error in design phase, a MATLAB-based time-domain behavioral model of the proposed amplifier, as depicted in Fig. 3.7 is introduced to generate the output waveforms according to given input waveforms. The behavioral model uses 4-th order Runge-Kutta method to emulate transient behavior of a one-pole amplifier with the output being reset upon threshold crossing events (details are presented in the appendix). Parameters needed in this behavioral model, e.g. low pass filter corner, gain, input referred noise level and
reset pulse width are derived from SPICE simulations. The output waveform of the behavioral model is then processed by the algorithm mentioned in section III. The resulting spectrum of the reconstructed waveform can be used to evaluate \( \tau \) and the reconstruction error for a given input waveform. An example of the output spectrum of behavioral model and the corresponding \( \tau \) curve fitting are shown in Fig. 3.8. Measurement results are shown later in Section 3.4 matching very well with the results given by the behavioral model. This behavioral model thus gives a quick estimate of \( V_{n,e}^{in} \) in the design phase without consuming significant amount of time needed by transient noise simulations in SPICE.

### 3.4 Measurement Results

As explained in Section 3.1, two different versions of design employing different core amplifiers and reset circuits have been fabricated. The measurement results shown in this section are obtained from version-two fabricated in GF 0.18-\( \mu \)m process. It has a gain high enough for direct neural recording. Similar results are also obtained from the version-one design in UMC 65-nm. Details and performance of version-one design are presented in [115]. Also, pseudo-resistors (P-res) are implemented on chip and can be connected into the circuits as feedback elements by switches to facilitate the comparison between the proposed and conventional topologies. In the following text, conventional amplifier measurement is referred when the P-res are enabled, while they are disabled for the measurements of the proposed amplifier.

#### 3.4.1 Small signal measurements

The frequency response and output noise spectrum of the conventional and proposed neural amplifier with a bias current of 2.37 \( \mu \)A in the OTA are shown in Fig.
3.9. The frequency response and noise spectrum of the proposed amplifier are measured after reconstruction. The mid-band gain of the proposed amplifier is 54.2 dB, higher than the mid-band gain of 53.4 dB in the conventional topology. This is due to reduced parasitic capacitor in feedback path by disconnecting P-res. With P-res removed, the gain of the proposed amplifier does not decrease significantly even in frequency below 30 mHz, indicating a much lower high-pass corner than that of 1.7 Hz in the conventional amplifier. This high-pass corner, determined by leakage current at the input node of the OTA, is much lower than the lower end of desired neural signal frequency—hence variations in this corner frequency do not affect the final high-pass corner that can be set by a digital filter. The low-pass corner in both configurations is 5.7 kHz.

The output noise spectrum of both configurations are shown in Fig. 3.9 (b). Both spectra are virtually overlapping each other thus validating our claim in the earlier section that $c_1 << c_2$, i.e. the reconstruction noise due to leakage current induced reset is negligible compared to $V_{th}$, the thermal and flicker noise of the amplifier. The total input-referred noise in the spike band is obtained by integrating the output noise spectrum from 1 Hz to 100 kHz and dividing by the mid-band gain after applying a digital high-pass filter with 200 Hz cut-off. The input-referred noise of LFP band is obtained in the same way but after applying a digital low-pass filter with 200 Hz cut-off. The power dissipation of the proposed amplifier is measured with a 2 mV$_{pp}$ input signal to include dynamic power of comparators. With a total power consumption of 2.52 µW, NEF of the proposed neural amplifier in spike band is 3.03, still competitive among other recent designs. The details of noise performance as well as power breakdown is summarized in Table 3.1.
Figure 3.9: Frequency response and output noise spectrum: (a) Frequency response curves and (b) output noise spectrum of the proposed and conventional amplifier topologies.

### 3.4.2 Results of Reconstruction Algorithm

To verify the viability of the proposed signal folding and reconstruction scheme, sinusoids with different amplitudes and frequencies are first chosen as test inputs. Aiming to reduce ADC NOB by 2 bits, the output range of the proposed amplifier is limited by proper threshold voltage to one fourth of VDD (full scale voltage range of 10-bit ADC is VDD). The output waveform of the proposed amplifier is digitized by an Agilent measurement module with a sampling rate of 20 ksaps and is then processed by the MATLAB-based reconstruction algorithm on a PC to recover the
Table 3.1: Noise performance and power breakdown

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conventional amplifier</th>
<th>Signal-folding amplifier</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>1 V</td>
<td>1 V</td>
</tr>
<tr>
<td>Input-referred noise (LFP)</td>
<td>1.35 µV</td>
<td>1.22 µV</td>
</tr>
<tr>
<td>Input-referred noise (spike)</td>
<td>3.76 µV</td>
<td>3.74 µV</td>
</tr>
<tr>
<td>Total power</td>
<td>2.37 µW</td>
<td>2.52 µW</td>
</tr>
<tr>
<td>OTA power</td>
<td>2.37 µW</td>
<td>2.37 µW</td>
</tr>
<tr>
<td>Comparator power</td>
<td>NA</td>
<td>0.15 µW</td>
</tr>
<tr>
<td>NEF (LFP)</td>
<td>5.65</td>
<td>5.27</td>
</tr>
<tr>
<td>NEF (spike)</td>
<td>2.95</td>
<td>3.03</td>
</tr>
</tbody>
</table>

Power dissipations of the signal-folding amplifier and its comparator are measured with an input signal amplitude of 2.2 mVpp.

amplified signal. Fig. 3.10 (a) and (b) depict the digitized output signal and the recovered signal respectively when a 10 Hz 1 mV<sub>pp</sub> sinusoid is applied to the input, while Fig. 3.10 (c) and (d) show the same in frequency domain. Though the tone at 10 Hz is visible in Fig. 3.10(c), a lot of high frequency noise can be observed due to the reset phenomenon which is removed after the reconstruction in Fig. 3.10(d). This underlines the non-Nyquist nature of the reconstruction algorithm. Also, note that \( f_{cor} \approx 150 \text{ Hz} \) implying large and slow LFP signals will not add extra noise to the spike band data.

### 3.4.3 Distortion and Interference

Two types of measurements for distortion are considered. First, in Fig. 3.11, the input signal is sum of a 1 kHz 100 µV<sub>pp</sub> sinusoid and a 50 Hz 4 mV<sub>pp</sub> sinusoid. This is similar to the actual neural signal in the sense that it is the sum of a small
and fast signal and a large and slow signal. It can also represent the situation of a large 50/60-Hz interference coupled with neural signal. Note that this is a differential input signal and hence represents an extreme case of 50/60-Hz interference where the common mode signal is converted into an effective differential signal due to electrode mismatch. For a conventional amplifier operating linearly, the differential output swing in this case would be $2 \, V_{pp}$ which is twice the VDD used here (and hence equal to the maximum theoretical swing for a differential amplifier). Therefore, for a realistic amplifier, clipped outputs are expected, in the conventional case as seen in Fig. 3.11(b). However, the reconstructed output from the proposed amplifier shown in Fig. 3.11(a) does not exhibit clipping since its dynamic range can be extended beyond VDD by the reconstruction algorithm. An even more interesting observation can be made by high-pass filtering the output to display the small signals.
Figure 3.11: Measured output waveforms and spectrum for a two-tone input signal (1 kHz 100 µVpp sinusoid added on a 50 Hz 4 mVpp sinusoid): (a) Reconstructed output of the proposed amplifier. (b) Digitized output of the conventional amplifier. Spike band signal at the output of the (c) proposed and (d) the conventional amplifiers. Output spectrum for the (e) proposed and (f) conventional amplifiers.

in the spike band. Fig. 3.11(c) and (d) plot the spike band outputs for the proposed and conventional amplifiers. It can be clearly seen that for the conventional amplifier, the small 1 kHz signal is severely distorted whenever the amplifier is saturated by the large 50 Hz signal, while this effect is significantly less for the proposed amplifier. Fig. 3.11(e) and 3.11(f) plot the spectrum of the output in both cases. The large amplitude 50 Hz signal can be clearly separated from the small amplitude 1 kHz one
after reconstruction with remaining intermodulation products at least 36 dB smaller than the 1 kHz tone and around 60 dB smaller than the interference. In case the interference is smaller, this intermodulation product will also be smaller and get buried in the noise floor. The 50/60-Hz interference can be removed later by a digital notch filter without degrading the desired signal. However, for the conventional amplifier, the intermodulation product is only 7 dB lower than the 1 kHz tone indicating the severity of distortion. Also, there are many more intermodulation products within the spike band for the conventional amplifier. Therefore, this example demonstrates a big advantage of the proposed amplifier in spike recording applications.

Another example of a commonly encountered interference signal in the recording of bio-potentials is motion artifact [118] [119]. For example, a sudden movement of the biological subject can create a large and fast pulse-like common mode motion artifact (MA) signal. However, the repetition rate of such signals are small (<50 Hz) due to mechanical speed limitations. Hence, in analogy with the previous example, the proposed amplifier should be able to record neural spikes even in presence of such large infrequent interferers. To validate this, an artificial signal is created comprising 6.5 mV<sub>pp</sub> MA pulses superposed on pre-recorded 100 µV<sub>pp</sub> neural spikes and 2 mV<sub>pp</sub> LFP. Again, the presumption made here is that mismatch has resulted in common-mode to differential conversion of the MA signal. This signal is provided as an input to both the conventional and proposed amplifiers using an NI PXI-5422 arbitrary waveform generator. Fig. 3.12(a) plots the result of this experiment and it can be seen that as expected the conventional amplifier is saturated while the proposed one is not. Fig. 3.12(b) shows that the proposed amplifier can preserve the information in the LFP signal before and after the MA event–intuitively, extra reset events are generated by MA only in a limited time and hence do not corrupt the signal before and after it. Finally, Fig. 3.12(c) depicts that the proposed amplifier can record spikes even during a large MA while a conventional amplifier gets saturated.
Figure 3.12: Neural recording in the presence of motion artifact: A synthesized waveform containing LFP, spike and motion artifact signals is the input to both the proposed amplifier and conventional amplifier. LFP band signals of the output of both amplifiers as well as LFP band signal of the gained input are compared in (a). A zoomed in view in (b) shows that the proposed amplifier can preserve the information in LFP band very well except in the period when motion artifact happens. Spike band signals of the output of both amplifiers as well as spike band signal of the gained input are compared in (c).
and cannot record small spike signals at that time.

The total harmonic distortion (THD) is also measured for our proposed amplifier and compared it with the conventional one. Fig. 3.13 compares the output spectrum from the proposed and conventional amplifiers when the input signal is a 3 Hz 2 mV_{pp} sinusoid. The output spectrum of the conventional amplifier shown in Fig. 3.13(a) has obvious harmonic components at 6 Hz, 9 Hz and 12 Hz, etc., indicating significant distortion from the circuit when the input amplitude is large. However, the output spectrum of the proposed amplifier, as shown in Fig. 3.13(b) is free from these harmonic components. THD of the proposed amplifier (< 1%) is considerably

Figure 3.13: Harmonic distortion in the proposed and conventional amplifiers: Output spectrum of the (a) conventional and (b) proposed amplifier with a 3 Hz 2 mV_{pp} sinusoid input. (c) THD at 3 Hz and 1 kHz.
smaller than the conventional one (Fig. 3.13(c)) for the large signals in the LFP band. For higher frequency inputs in the spike band, the proposed amplifier has THD of \(<1\%\) for small inputs and is comparable to the conventional one. But its performance becomes worse (THD \(\approx3\%\)) than the conventional for amplitudes larger than 0.5 mV_{pp} due to signal induced resets. But this is not a problem in the neural recording applications since spike band signals are typically less than 0.2 mV_{pp} [53]. In fact, this increased distortion provides a guideline for setting $\Delta V_{th}$—it has to be large enough to prevent signal induced reset for the largest spike signal. However, it can be noted that though the proposed amplifier does not cause significant harmonic distortion, it does introduce reconstruction errors at low frequencies which will be analyzed next.

### 3.4.4 Noise and Reconstruction Error

As mentioned in the earlier section, the reconstruction error $V_{e}^{in}$ varies with the input signal and can be parameterized by $\bar{c}(V_{in})$. To justify this assertion, the spectrum of the reconstructed signal obtained by varying amplitude and frequency parameters of the input sinusoid is shown in Fig. 3.14(a) and (b). Clearly, the error changes depending on input $V_{in}$. It can be observed that the shape of the reconstructed signal spectrum of measurement and behavioral model match quite well. To further validate this, $\bar{c}$ derived from measurement and behavioral model is compared in Fig. 3.14(c). It can be seen that the behavioral model predicts $\bar{c}$ quite accurately for large error magnitudes and hence can be used to get a quick estimate of the error in design phase. The discrepancy for small errors can be attributed to inaccurate modeling of the leakage induced resets contributing to the term $c_1$ in eq. 3.9 and flicker noise which would contribute to $V_{n}^{in}$ in eq. 3.8.

Next, the rms input referred noise $\overline{V_{in}}_{n,e}$ is measured for both spike and LFP bands with different sinusoidal inputs. The bands are defined by using a digital band-pass
filter from 1 Hz to 200 Hz for the LFP band, and a high-pass filter with corner of 200 Hz for the spike band. For input signals located in spike band, only the situation that the amplitude is small and it does not trigger a reset by itself is considered. This is consistent with the fact that spike signals are much smaller than LFP. The total input-referred noise varies with different input amplitude and frequencies as shown in Fig. 3.15(a) and (b). Observing the curves in these figures, it can be found that $V_{inh,e}$ does not change much with different input signal amplitudes and frequencies.
Figure 3.15: Total input-referred noise and SNDR; total rms input-referred noise $V_{inn}$ in: (a) LFP band and (b) spike band, (c) variation of SNDR with input amplitude.

when the output signal amplitude is smaller than the threshold with an average of 1.3 $\mu V_{rms}$ in the LFP band and 3.83 $\mu V_{rms}$ in the spike band. Hence, it is obvious that for spike signals, $V_{inn}^{in} \approx V_{n}^{in}$ as could be expected from earlier noise measurements presented in Fig. 3.9(b).

When the output signal amplitude is larger than the threshold as shown in Fig. 3.15(a), $V_{inn}^{in}$ increases with the input signal amplitude and frequency as expected. The SNDR for every input is shown in Fig. 3.15(c). With input amplitude smaller than threshold voltage (around 0.5 mV referred back to input), SNDR is signal-
limited, increasing with larger input amplitude. At larger amplitude end beyond threshold voltage, increasing number of resets introduces more reconstruction error. Hence, SNDR becomes error-limited and tends to saturated or even reduces. For 1 Hz inputs, SNDR saturates at $\approx 8 \text{ mV}_{pp}$ inputs, to a value of 46 dB. Combining this maximum input amplitude with the noise floor in LFP band of 1.3 $\mu\text{V}_{rms}$, the dynamic range in LFP band for this amplifier is evaluated to be around 66 dB. This difference in maximum value of SNDR and dynamic range is typical of systems where the noise floor increases with increasing signal level [120] [121] [122].

To demonstrate the performance for realistic LFP signals, the amplifier is also tested with a segment of pre-recorded LFP waveform as input. The maximal amplitude of this waveform was increased from 2-8 mV (smaller amplitudes cannot be set due to equipment limitations). The resulting SNDR plotted in Fig. 3.15(c) increases with amplitude reaching approximately 38 dB for 8 mV_{pp} inputs. The prediction from the behavioral model, also shown in the figure, is close to the measured one.
with a maximum SNDR value of 33 dB. This difference is probably due to inaccurate modeling of thermal and flicker noise in the behavioral model.

Finally, the reconstruction error for LFP band inputs in time domain is also characterized. Intuitively, input signals generating a higher number of resets should have larger $V_{i}^{in}$ and hence larger $\overline{V}_{n,e}^{in}$. So the earlier data for $\overline{V}_{n,e}^{in}$ in LFP band with sinusoidal inputs are plotted against the frequency of resets generated by the signal as shown in Fig. 3.16. It can seen that for inputs producing reset frequency $< \approx 1$ Hz, $\overline{V}_{n,e}^{in}$ is almost constant at 1.3 $\mu$V$_{rms}$ implying again, that leakage current induced resets cause minimal distortion. However, when frequency of resets increase beyond this, it produces a roughly linearly increasing error profile clearly displaying the strong correlation suggested in the earlier section.
3.4.5 *In vivo Measurements*

The proposed neural amplifier is further verified by an *in vivo* recording. The experimental setup is depicted in Fig. 3.17. Sprague-Dawley rats were anaesthetized with chloral hydrate (400 mg/kg) and fixed in a stereotaxic frame. A burr hole was drilled at a coordinate of +3.3 mm anterior to the bregma and 0.8 mm lateral to the midline. A Starbore glass electrode (Radnoti, USA) of 5-10 MΩ impedance, filled with 2M sodium chloride was gradually lowered into the brain using a microdrive (IVM Scientifica, UK). At 3-4 mm beneath the skull, pyramidal neurons of the prefrontal cortex were encountered and identified according to their electrophysiological characteristics as described previously [123–125]. The local field potentials were recorded simultaneously from the same brain region. The neural signal waveform recorded by the proposed amplifier is shown in Fig. 3.18. Fig. 3.18(a) plots the raw digitized data and reconstructed data showing both spikes and LFP, while separated spike and LFP band data are plotted in Fig. 3.18(b)-(d). The digital filters used to separate the two bands are two band-pass filters passing frequencies from 1-200 Hz for the LFP signal and 200 Hz- 5 kHz for the spike signal. This experiment proves the viability of the proposed amplifier for neural recording applications.

3.5 *System Level Savings*

As mentioned earlier, the proposed neural amplifier reduces the NOB of ADC by 2 bits. To evaluate the savings due to this over a conventional amplifier, system level power dissipation for both cases is estimated, based on the details of a 100-channel neural recording system described in our earlier work [126].

To complete the recording system, the analog outputs from neural amplifiers presented in this work are buffered and multiplexed for analog-to-digital conversion. In the case of conventional amplifier, buffer and 10-bit SAR-ADC will be the same as
Figure 3.18: Neural activity recorded *in vivo*: The neural signal recorded by the proposed amplifier (referred to input) is shown. (a) The raw recorded signal and reconstructed output with both LFP and spikes (waveforms are shifted for ease of viewing). It is filtered into (a) spike and (c) LFP bands, which are plotted after passing the recorded signal through digital band-pass filters. (b) and (d) are zoomed versions of (a) and (c) respectively.
those in [126]. With one ADC shared by 10 analog channels, total power and area consumption of one neural recording channel are thus 5.70 µW and 0.124 mm² respectively. In the case of signal-folding amplifier, NOB of ADC can be reduced by 2 bits, resulting in an area reduction of 75% in charge-redistribution capacitor array used in SAR-ADC. Since the capacitor array occupies ≈ 80% area in SAR-ADC implemented in [126], the ADC area can be reduced to 40% of original by using an 8-bit ADC. Two 8-bit ADCs can now approximately fit into same area previously taken by one 10-bit ADC. Therefore, number of ADCs used in the system is doubled while the sampling rate of a single ADC is halved. This leads to a 50% reduction in power consumption of single ADC but does not change the ADC power for a single channel. However, the power required by the driving buffer becomes 50% due to increased settling time. 2-bit reduction can furthermore cut power consumption of ADC by 75% in capacitor switching activity due to reduced capacitor sizes and 20% in digital (SAR logic and time-domain comparator) switching activity due to reduced conversion cycles. With a power breakdown of 1 : 3 between capacitor and digital switching, the power saving is thus 66.9% for a single ADC while power per channel is reduced to 80% of the original.

As seen in the preceding calculation, signal-folding scheme enables a power saving of up to 1.17 µW per channel compared with the conventional topology with only a negligible increase in area due to additional comparison and reset circuits. This is a significant amount in an implanted neural recording system with large number of channels. The savings are even more if the bit-rate reduction in the transmitter are taken into account. The calculation details used in this comparison are listed in Table 3.2. It should be noted that the proposed signal-folding scheme is a general strategy to reduce the dynamic range of the neural recording channel and can be applied to other neural recording systems such as [47] [48] [64], with a similar system level topology to [126]. The specific figure of power and area saving differs from case to
Table 3.2: Comparison of signal-folding and conventional topology in system level

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conventional topology</th>
<th>Signal-folding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process</td>
<td>0.18-µm</td>
<td>0.18-µm</td>
</tr>
<tr>
<td>VDD</td>
<td>1 V</td>
<td>1 V</td>
</tr>
<tr>
<td>Sampling rate</td>
<td>20 kSa/s</td>
<td>20 kSa/s</td>
</tr>
<tr>
<td>Neural amp. area</td>
<td>0.102 mm²</td>
<td>0.109 mm²</td>
</tr>
<tr>
<td>Neural amp. power</td>
<td>2.37 µW</td>
<td>2.52 µW</td>
</tr>
<tr>
<td>Buffer area</td>
<td>0.01 mm²</td>
<td>0.01 mm²</td>
</tr>
<tr>
<td>ADC resolution</td>
<td>10-bit</td>
<td>8-bit</td>
</tr>
<tr>
<td>No. of ch.s per ADC</td>
<td>10</td>
<td>5</td>
</tr>
<tr>
<td>ADC power (single)</td>
<td>21.6 µW (200 kSa/s)</td>
<td>7.16 µW (100 kSa/s)</td>
</tr>
<tr>
<td>ADC power per ch.</td>
<td>2.16 µW</td>
<td>1.43 µW</td>
</tr>
<tr>
<td>Total power per ch. (amp.+buf.+ADC)</td>
<td>5.70 µW</td>
<td>4.53 µW</td>
</tr>
<tr>
<td>Total area per ch. (amp.+buf.+ADC)</td>
<td>0.124 mm²</td>
<td>0.129 mm²</td>
</tr>
<tr>
<td>Data rate per 100 channels</td>
<td>20 Mbps</td>
<td>16 Mbps</td>
</tr>
<tr>
<td>DR</td>
<td>49.4 dB</td>
<td>66 dB</td>
</tr>
<tr>
<td>SNDR_{max}</td>
<td>49.4 dB</td>
<td>43 dB</td>
</tr>
</tbody>
</table>

case due to different system parameters and specifications of building blocks.

### 3.6 Summary

A signal folding and reconstruction scheme is presented here, reducing the dynamic range requirement of the ADC in an implantable neural recording system by exploiting the $1/f^n$ characteristics of neural signals. This is realized by folding the large output waveform into a smaller range and recovering it back by a non-Nyquist reconstruction algorithm in the digital domain after the data transmission.
### Table 3.3: Performance summary and comparison of neural amplifiers

<table>
<thead>
<tr>
<th>Ref</th>
<th>Process</th>
<th>VDD (V)</th>
<th>Power (µW)</th>
<th>Area (mm²)</th>
<th>BW (kHz)</th>
<th>Gain (dB)</th>
<th>CMRR (dB)</th>
<th>PSRR (dB)</th>
<th>Noise (µV)</th>
<th>NEF · VDD</th>
<th>NEF² · VDD</th>
<th>DR (dB)</th>
<th>THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>0.18µm</td>
<td>1</td>
<td>2.52</td>
<td>0.109</td>
<td>5.7</td>
<td>54.2</td>
<td>65</td>
<td>67</td>
<td>3.83 (200Hz-10kHz)</td>
<td>3.09</td>
<td>9.72</td>
<td>66</td>
<td>0.2% @ 1.54·VDD³</td>
</tr>
<tr>
<td>[65]</td>
<td>1.5µm</td>
<td>+/-2.5</td>
<td>80</td>
<td>0.16</td>
<td>7.2</td>
<td>40</td>
<td>83</td>
<td>85</td>
<td>2.2 (0.5Hz-50kHz)</td>
<td>4.0</td>
<td>80</td>
<td>60</td>
<td>1% @ 0.25·VDD</td>
</tr>
<tr>
<td>[66]</td>
<td>0.5µm</td>
<td>2.8</td>
<td>7.56</td>
<td>0.16</td>
<td>7.2</td>
<td>40.8</td>
<td>66</td>
<td>75</td>
<td>3.06 (10Hz-98kHz)</td>
<td>2.67</td>
<td>19.96</td>
<td>63.7</td>
<td>1% @ 0.26·VDD</td>
</tr>
<tr>
<td>[74]</td>
<td>65nm</td>
<td>0.5</td>
<td>4.79</td>
<td>0.0082</td>
<td>10</td>
<td>36²</td>
<td>75</td>
<td>64</td>
<td>4.9 (1Hz-10kHz)</td>
<td>5.99¹</td>
<td>17.96</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>[78]</td>
<td>0.13µm</td>
<td>1.2</td>
<td>35</td>
<td>0.035</td>
<td>10</td>
<td>40/56</td>
<td>NA</td>
<td>NA</td>
<td>2.2 (100Hz-10kHz)</td>
<td>4.5</td>
<td>24.3</td>
<td>60.3</td>
<td>NA</td>
</tr>
<tr>
<td>[68]</td>
<td>0.18µm</td>
<td>0.45</td>
<td>0.73</td>
<td>0.2025</td>
<td>6.2</td>
<td>52/58</td>
<td>73</td>
<td>NA</td>
<td>3.2 (1Hz-10kHz)</td>
<td>1.57</td>
<td>1.12</td>
<td>47.9</td>
<td>1% @ 0.9·MAXo/p</td>
</tr>
</tbody>
</table>

1 NEF and NEF²·VDD in [74] is based on measurement of whole recording channel.
2 Figure listed here is the gain of first-stage amplifier in [74].
3 THD is quoted for 3 Hz input signal. For 100 Hz input, THD is 1.5% @ 1.54·VDD
The signal-folding amplifier described in this thesis achieves simultaneous recording of the LFP and spike signal with reduced signal dynamic range and bit rate. Therefore, it provides an alternative way of neural signal acquisition as well as other bio-potential recording where interference is significant. Measurement results are presented to prove the viability of the proposed signal folding and reconstruction scheme. Other benefits of this scheme include and lower high-pass corner due to the elimination of P-res as well as reduced harmonic distortion and lower supply operation due to smaller output signal swing.

Table 3.3 summarizes and compares performance of the neural amplifier presented in this thesis and other state of the art designs. A DC-coupled front-end circuit is proposed in [127] to reduce the area consumed by large input capacitors in AC-coupled solutions as in [65]. This work exploits advantage of deep sub-micron process in digital domain to achieve a compact realization of simultaneous digitization of the LFP and spike signals with high power efficiency. Another work described in [78] is dedicated to achieve instrument grade signal acquisition. The LFP and spike signals are digitized simultaneously by a per-pixel 10-bit ADC. Switched-capacitor filtering technique is used to provide a well-controlled frequency response in the acquisition front-end. Both [127] and [78] achieve simultaneous recording of the LPF and spike signals but do not reduce signal dynamic range as well as wireless transmission rate. By detecting and folding output signal with 2·VDD swing from VGA, [68] enables recording channel operation under a supply voltage as low as 0.45 V, leading to a power reduction of 50% without degrading dynamic range performance. This recording system, however, suffers from large area consumption of analog frond-end and increased circuit complexity due to charge-pump and LDO required to generated 2·VDD power supply for VGA. The neural amplifier presented in this thesis achieves good trade-off between noise performance, area and power consumption, providing a competitive solution for neural recording front-end. Fur-
thermore, the signal-folding scheme enables simultaneous recording of the LFP and spike signals while reducing power per recording channel and bit-rate to 80\% of the conventional one.
Chapter 4
A Simultaneous Neural Recording and Stimulation System Using Signal Folding in Recording Circuits

As mentioned in the previous chapters, one of the trends in intra-cortical BMI is to integrate neural stimulation circuits with neural recording channels so that a feedback loop from external environment or computing devices to the brain can be built and coordinated closely with the feed-forward path. In neural prosthesis, for instance, the sensory feedback from sensors is applied to the brain cortex by the neural stimulation integrated with the MEA, as shown in Fig. 2.18. In other applications [11] [128], the implanted BMI is implemented to apply stimulation current to the brain as a preventive or therapeutic treatment for various neurological disorders including epilepsy, Parkinson’s disease, etc. The integration of neural recording and stimulation as well as signal processing circuits can provide a closed loop for long term monitoring of patient status and automatically applying treatment according to results of real-time recording and signal processing. Finally, the integration of neural stimulation and recording is also essentially for neuro-scientific experiment where not only intrinsic behavior of neurons but also how these neurons response to a stimulation is
observed [129].

4.1 Overview

Several works have been done with an effort to realize integration of both the neural recording and the neural stimulation [11] [64] [128] [130]. A big challenge here is stimulation artifacts produced by neural stimulation. In order to pick up weak signals attenuated by extracellular volume, a high gain amplifier is used in the recording channel. Moreover, stimulation with high magnitude of current or voltage is used in neural stimulation to overcome path attenuation so that a response can be triggered. These two factors naturally make the neural recording circuits very vulnerable to stimulation artifact. The artifact produced by the stimulation would cause saturation of the sensitive recording channel in the surrounding area during and after the stimulation for a long time period of time (up to hundreds of milliseconds), blocking the recording circuits from monitoring neural activity.

Effort has been made to eliminate the interference on the recording circuits during stimulation. The simplest way is just physically separating the recording site and stimulation site. This method, however, seriously limits the functionality of the neural recording and stimulation circuits, avoiding the problem of signal acquisition at the stimulation site. Effort is also made in the circuit design to cope with the problem. One method is to restore voltage on the electrode back to its pre-stimulation level after stimulation either by storing pre-stimulation in a sample-and-hold capacitor [131] or discharging the electrode by an auxiliary amplifier in the feedback loop [130]. An alternative method commonly used is to blank the recording amplifier at or around stimulation sites during stimulation and to keep the amplifier disabled for a few milliseconds right after stimulation [132]. Other methods involve post-processing in software to remove stimulation artifacts using spectral or spatial
correlation [133] [134]. The problem here is that the data very close to the stimulation is discarded in all existing methods mentioned above. A big issue is that the duration of blanking needed varies across the different channels and also over time with formation of scar tissue and changes of electrode impedance. Hence, the typical method of setting one global blanking time results in loss of data across the array either due to amplifier saturation or due to it being blanked even when it is not necessary. The discarded data can be significant if response to the stimulation happens within the period right after stimulation. Therefore, the time period of the lost data should be as short as possible to provide a complete picture of evoked neural response.

In this work, an integration of neural stimulation and recording on the same chip is implemented, aiming at simultaneous neural stimulation and recording using the same electrode. Front-end circuit technique and post-processing are combined to reduce the recovery time period from stimulation artifact. The signal folding scheme proposed in the last chapter is used to prevent the neural recording amplifier from saturation, while reconstruction described in the previous chapter and a simple filtering are adopted to retrieve spike arrived in post-stimulation period. Even in this case some data is lost right after stimulation since the recovery algorithm is unable to handle very frequent reset event. However, due to the local feedback loop in every channel, each channel only loses a small amount of data independent of settings or conditions of other channels. Also, if electrode impedances change over time, the effect is again handled naturally due to the feedback without requiring external intervention. *In vitro* experiment is conducted to verify effectiveness of the proposed concept. The circuits and experimental setup are described in following sections. The measurement results of the *in vitro* testing are also presented, showing the effectiveness of the proposed method.
4.2 Proposed Design

The proposed design is implemented in Global Foundries 0.18-μm CMOS process. Die photo and circuit diagram of the proposed design are presented in Fig. 4.1. The neural recording amplifier design is similar to the version two design described in Chapter 3. OTA design presented in the version two design is reused here. Two comparators are adopted to compare differential output of the amplifier to two threshold voltages, \( v_{hi} \) and \( v_{lo} \). Whenever the differential outputs exceed voltage range defined by the threshold voltages, reset pulse will be sent to switches, resetting the outputs back to \( v_{cm} \). Therefore, the signal folding scheme provides a local...
feedback that prevents the amplifier from saturation caused by stimulation artifacts.

The neural stimulation circuit adopted in this design is first proposed in [135]. As demonstrated in Fig. 4.1 (c), the neural stimulation circuit consists of three stages: a current DAC stage, a DAC range setting stage and a high voltage output stage. The current DAC stage is a set of binary weighted current mirrors controlled by 5-bit complementary digital signal, $D_{4:0}$ and $D_{n4:0}$. The DAC range setting stage is essentially another 5-bit current DAC with cascode transistor to reduce mismatch of the current mirrors. $R_{4:0}$ and $R_{n4:0}$ define output range of the stimulation current, and are usually fixed in one stimulation. Arbitrary output current waveform can be achieved by changing $D_{4:0}$ and $D_{n4:0}$ according to a pre-defined sequence. The LSB of the DAC is 5-bit adjustable from 100 nA to 3.1 µA, if $I_{ref}$ is 100 nA. The current DAC stage and the DAC range setting stage are supplied by a lower voltage supply $V_{DDL}$, which is set to 1.8 V in this design. The output current of the DAC ($I_{DAC}$) is further amplified by a high voltage push-pull output stage operated under a high supply voltage $V_{DDH}$ for larger output range. Therefore, thick gate transistors are used to prevent gate break-down under high voltage. Phase of the output current is controlled by digital signals $POS_n$ and $NEG_n$.

4.3 Experiment Setup

Diagram and photo of the in vitro the experiment setup is illustrated in Fig 4.2. Bi-phasic current stimulation, commonly used in neural stimulating experiment is adopted here, as shown in Fig. 4.2. Current amplitude ($I_{STM}$) are usually kept constant during two phases, while durations of two phases ($t_n$ and $t_p$) are set to be the same, in order to achieve charge balance to some extent. $t_n$, $t_p$, and $t_m$ are all adjustable through timing control by FPGA. One of the inputs of the differential amplifier is chosen as the reference of recording and is connected to the circuits ground.
Figure 4.2: The \textit{in vitro} testing setup of simultaneous neural stimulation and recording: (a) diagram and (b) photo.

The other input of amplifier is connected to the output of stimulation circuits. A DC reference is also required to provide a DC level for stimulation. For this proof-of-concept experiment, all three nodes described above are connected to phosphate-buffered saline (PBS) through thin metal wires that are commonly used in electronic experiment. In the future, \textit{in vitro} testing with more realistic electrode model and
4.4 Measurement Results

$I_{STM}$ is first set to 100 $\mu$A. The duration of the stimulation is set to be around 0.5 ms, with $t_n$, $t_p$ and $t_m$ being 0.2 ms, 0.2 ms and 0.1 ms, respectively. A spike-like waveform is generated by the function generator with pulse width of around 1 ms to mimic the firing of biological neurons. The output of the signal folding amplifier is digitized with a sampling rate of 20 ksa/s. Measurement results with this setting are presented in Fig. 4.3. The red waveform on the top shows the stimulation waveform.
Figure 4.4: Aligned waveforms of the simultaneous neural stimulation and recording in vitro testing, measured with $I_{STM} = 100 \ \mu A$, stimulation duration 0.5 ms and sampling rate 20 ksa/s.

Figure 4.5: Comparison of the conventional amplifier and signal folding amplifier in the in vitro testing, measured with $I_{STM} = 100 \ \mu A$, stimulation duration 0.5 ms and sampling rate 20 ksa/s.

Presented at the output of stimulation circuit as well as the input of the recording amplifier. Both conventional amplifier and signal folding amplifier are affected by the artifact. Saturation happens in the conventional amplifier, distorting the spike...
waveform, losing the ability of recording if a spike arrives at the recovery period. The signal folding amplifier does not saturate due to the reset scheme, but produces many resets during and right after the stimulation. The frequent resets caused by stimulation artifact, produce a lot of frequency component, beyond 10 kHz (Nyquist frequency in this case), resulting in information lost in stimulation period under 20 ksa/s sampling rate. Since reconstruction based on this under-sampled waveform is unable to produce meaningful results, the data within 1.8 ms after start of stimulation is discarded. The data is replaced by simply connecting the remaining data using a straight line. The reconstructed waveform of the signal folding amplifier is shown at the bottom of Fig. 4.3.

In order to facilitate the comparison between conventional and signal folding amplifier, waveforms proximate to stimulations are aligned and overlapped in Fig. 4.4 to clearly show what would happen to the spike that arrives right after the stimulation. In Fig. 4.4, the beginning of stimulation is aligned to 0 s. Spikes generated by function generator have exactly the same shape: same magnitude and same pulse width. Therefore, comparing spikes near stimulation with spikes away from the stimulation, we get an estimate of how the artifact is affecting the spikes. From the output of the conventional amplifier shown in the middle part of Fig. 4.4, the spike that arrives at within 4 ms after the beginning of the stimulation experiences distortion. In the recovered output of the signal folding amplifier shown at the bottom of Fig. 4.4, spike arriving at 2 ms can be recorded by the amplifier with significant fidelity, but still affected by the base-line fluctuation caused by stimulation artifact. High-pass filtered waveforms are presented in Fig. 4.5 to further illustrate the point. The red vertical dash line denotes the beginning of the stimulation. The original data between red dash line and red solid line is discarded. It can be clearly seen that a spike arriving right after the data discarding period can be captured with little distortion.

Since a sampling of 20 ksa/s commonly used in the neural recording is insuffi-
Table 4.2: Comparison of the conventional amplifier and signal folding amplifier with increased sampling rate, measured with $I_{STM} = 100 \ \mu A$, stimulation duration 0.5 ms and sampling rate 200 ksa/s.

![Comparison of the conventional amplifier and signal folding amplifier](image)

Figure 4.6: Comparison of the conventional amplifier and signal folding amplifier with increased sampling rate, measured with $I_{STM} = 100 \ \mu A$, stimulation duration 0.5 ms and sampling rate 200 ksa/s.

Sufficient for capturing adequate information proximate to the stimulation, the sampling rate can be temporarily increased proximate to the stimulation to involve more data in the reconstruction so that the performance of simultaneous recording can be improved. Fig. 4.6 shows the comparison using 200 ksa/s sampling rate under the same setting. Only data in the stimulation period (0.5 ms) is discarded in this case. As seen from Fig. 4.6, by increasing sampling rate, the boundary of valid recording can be extended very close to the stimulation. This leads to a possible future design in which multiple sampling rate ADC is implemented and controlled in different scenarios, providing sufficient information for simultaneous recording with stimulation.

Finally, $t_n$ and $t_p$ are increased to 0.8 ms to check performance of the proposed design under different stimulation duration. In this case, $I_{STM}$ is 50 $\mu A$ and sampling rate of ADC is 200 ksa/s. It can be observed from Fig. 4.7 that more charge imbalance prolong the recovery time, for both amplifiers. From the comparison of the conventional output and reconstructed output of signal folding amplifier in Fig. 4.8, the proposed amplifier is less affected. The proposed amplifier regain recording
Figure 4.7: Aligned waveforms of the simultaneous neural stimulation and recording \textit{in vitro} testing with increased sampling rate, measured with $I_{STM} = 50 \mu A$, stimulation duration 1.7 ms and sampling rate 200 ksa/s.

Figure 4.8: Comparison of the conventional amplifier and signal folding amplifier with increased stimulation duration, measured with $I_{STM} = 50 \mu A$, stimulation duration 1.7 ms and sampling rate 200 ksa/s.

function at around 4 ms after stimulation, while in conventional one, the spikes are affected by the resettling behavior until 10 ms after stimulation.
4.5 Conclusion

In this chapter, the possibility of simultaneous neural stimulation and recording through the same electrode using signal folding scheme is investigated. An *in vitro* testing is conducted on an integrated neural stimulation and recording chip. The measurement results shows that the proposed signal folding scheme can reduce the recovery time of amplifier after stimulation happens. In order to fully verify the feasibility of simultaneous recording and stimulation, a more realistic model of electrode is needed in future *in vitro* testing. *In vivo* testing on animal will also be conducted to give a more practical proof of the concept.
Chapter 5
A Neuromorphic IC for Neural Signal Decoding

After amplifying and filtering by front-end circuits of the intra-cortical recording system, the recorded neural signal is further processed by a spike detection circuit, as mentioned in Chapter 2. Several works have been done in this part with either an analog or digital solution [51] [79] [81] [89]. The output of spike detection is essentially the time at which spike happens. It can be presented as a digital waveform with sparse positive pulses indicating spike firings. Spike sorting is also required if further processing or analysis is based on single-unit recording. It typically consists of feature extraction and clustering. A detailed review of recent works on spike sorting and its hardware implementation is given in [93].

Rather than spike detection and spike sorting, this work focuses on neural signal decoding–extracting motor intentions from spike sequences derived from spike detection and sorting. It is also possible that the output of the spike detector can be directly fed into the decoder bypassing the spike sorter [94] [95]. In this work, a neural signal decoding algorithm is proposed based on Extreme Learning Machine (ELM). A neuromorphic mixed-signal IC is implemented to realize the proposed algorithm. The neural decoding algorithm and chip is verified using recorded neural signals
from monkey cortex in an individuated finger movements experiment. The reason for using this data set is that we can benchmark our results with published ones using software analysis on the same data set [104]. The experiment, design and verification are described in detail in the following sections.

5.1 Experiment

The experiment is described in detail in a previous study [104] [136]. As illustrated in Fig. 5.1, male rhesus monkeys are trained to perform finger and wrist movement with the guidance of a visual cue. The monkey puts its right hand into a pistol-grip manipulandum. The manipulandum has different slots. Individual fingers of the monkey can be placed into each slot. The monkey is trained to follow the visual cue given by performing flexion or extension of the individual finger and wrist. A flexing and an extending switch would be closed respectively by the flexing and extending movement of each finger and wrist. If correct movement is performed by the monkey in a trial, reward is given to enhance the training.

The different movements of fingers and wrist are labeled by using a number to denote which finger is instructed to move and by first letter of which direction is required. For instance, e1 denotes extending of thumb while f4 and ew stands for flexing of ring finger and extending of wrist respectively. Totally 12 types of individuated movements are instructed and trained during the experiment, including e1, e2..., e5, ew, f1, f2..., f5, fw. The data set from Monky K also includes 6 combined finger movements involving moving 2 fingers simultaneously: f1+f2, f2+f3, f4+f5, e1+e2, e2+e3 and e4+e5.

A trial begins when all fingers and wrist of the monkey are in neutral position where all switches are open. As depicted in Fig. 5.2, an yellow LED in each column is turned on indicating that the hand is on ready status. After a ready period lasting
Figure 5.1: Setup of the neural signal recording and decoding in monkey finger movement experiment: Monkey moves finger according to visual cues given, while spike sequences are recorded from M1 region; Motor intention decoder proposed in this work is used to identify finger movement type from the spike sequences.

for 500 to 750 ms, a visual cue is given to the monkey to flex or extend corresponding finger or wrist by lighting one red LED in one of the columns. If the monkey closes the correct switch indicated by the cue in a period of 700 ms from lighting of the red LED and holds it for 500 ms, the trial is regarded as successful and the monkey is rewarded. The successful trial leads to start of a new trial with a different cue. If a wrong switch is closed or the monkey is unable to response within 700 ms of the cue given, the trial is failed and the same cue will be given in the next trial. The timing of a successful trial is given in Fig. 5.2.

A single-unit recording device is implanted into the brain of the monkey by surgery, enabling real-time monitoring of single neuron activity in M1 region during the experiment. Three monkeys, labeled C, G and K, are engaged in the experiment. Multiple neurons in a constrained volume are accessed in different trials by
the recording device in a way that mimics simultaneous multi-channel recording of an MEA [43]. Totally 312 units in M1 of monkey C, 125 units in monkey G and 115 units in monkey K are obtained in the recording. After amplifying and spike detection, the recorded neural signal is presented as a spike sequence for further data analysis and used as input samples for motor decoding. The spike sequence of a trial is saved only when this trial is successful.

Each trial contains spike sequence in a duration of approximately 2 s and a label indicating which finger movement is conducted when the trial is recorded. Therefore, it is possible to implement a motor intention decoding algorithm with supervised learning to classify the movement type, given a particular trial. As illustrated in Fig. 5.1, a motor intention decoder is proposed and implemented in this work to predict the movement type given a testing trial. Comparing the predicted movement type with actual movement type observed in the experiment, classification performance of the decoder can be estimated. In a word, task of the motor intention decoder is to identify which finger movement the monkey performs according to the spike sequence of a given trial, and is essentially a multi-class classification problem.

Data analysis in the previous study [104] reveals the complexity of the input
space of the neural signal decoding. Some neurons respond universally to all types of movements, while some other neurons only respond to a particular movement type. Furthermore, an analysis on time evolution of spike activity of neurons shows changes in the intensity of the activity in different time period. An increase in the spike activity can be observed in period right preceding the closure of the switch. The non-trivial input space calls for an appropriate algorithm for the neural signal decoding. Many works are done before to map complex input space into movement intention, including inferential decoders and classifiers [99] [100] [101] and classifiers [13] [103] [105] [106]. In this work, an ANN classifier that facilitate hardware implementation is used for neural signal decoding with detailed description in following sections.

5.2 Extreme Learning Machine

In this work, the neural signal decoding algorithm is based on the ELM, proposed first in [137]. The ELM is essentially a single hidden-layer feed-forward neural network, as shown the Fig. 5.3. The output of the neural network can be expressed as follows,

$$o = \sum_{i}^{L} \beta_i g \left( w_i^T x + b_i \right), w_i, x \in R^d, \beta_i, b_i \in R; \quad (5.1)$$

where $x$ denotes the input feature vector, $b_i$ is the bias for each hidden-layer neuron, $w_i$ and $\beta_i$ are input and output weights respectively. $g()$ is the activation function of the hidden-layer neuron. A non-linear activation function is needed for non-linear classification. Multiple output nodes with same formation can be implemented to accomodate a multi-class classification task.

The salient feature of the ELM is that it uses random input weight and bias for hidden-layer projection. A classification boundary is drawn in the new feature space.
Figure 5.3: Architecture of the single hidden-layer feedforward neural network used in the Extreme Learning Machine. It consists of input processing for feature extraction, current mirror array for random project and silicon neurons driving output counters for hidden layer operation.

determined by the random hidden-layer nodes during the training phase. Different from conventional neural network using back propagation in the training, the input weight remains unchanged after their initialization. Therefore, the hidden-layer output matrix $H$ is actually unchanged after initialization of the input weights, reducing the training of this single-layer feed-forward neural network into a linear optimization problem of finding a least-square solution of $\beta$ for $H\beta = T$, essentially:

$$\hat{\beta} = min_{\beta} \|H\beta - T\|$$

(5.2)

where $\beta$ is output weights and $T$ is the target of the training. The $\beta$ can be found analytically and in one-time manner by

$$\beta = H^\dagger T$$

(5.3)

where, $H^\dagger$ is the Moore-Penrose generalized inverse of the matrix $H$. The simple training algorithm brings advantages such as fast training speed and better general-
ization. It achieves significantly faster learning speed and a better generalization than the gradient-based learning in most cases [138].

The output of the ELM can be trained to approximate a continuous target function, resulting in a regression task. Only one output is needed in this case. In case of multi-class classification task, a commonly used form for the ELM is making number of output nodes equal to number of classes. For instance, in a $m$-class classification task, output of the ELM is a $m$-dimension vector. If label for a input sample is $p$, meaning this input sample belongs to $p$th class, only $p$th element of the expected output vector is set to one, while the reset of the elements are zero. In testing phase, testing sample is categorized to the class which has maximal response at the corresponding output node, among all output nodes.

Specific advantages of the ELM for this application are:

1. the fixed random input weights can be realized by a current mirror array conducting multiply-accumulate (MAC) operation on input feature current, exploiting fabrication mismatch of the CMOS process;

2. one-step training that is necessary for quick weight update to address change in input statistics, a commonly faced situation in the neural recording [104].

The hidden-layer neurons can be realized in an efficient way using neuromorphic circuits. The output weights can be implemented in digital circuits to facilitate tuning and better accuracy. The neuromorphic chip design for the decoding is described in the next subsection to elaborate these points.
5.3 A neuromorphic IC for neural signal decoding based on Extreme Learning Machine

5.3.1 Architecture

Architecture of the neuromorphic IC developed for the neural signal decoding are presented in Fig. 5.4. The input and hidden layers of the ELM are mapped into the neural decoding IC fabricated by AMS-0.35μm CMOS process, where high computation efficiency is achieved by exploiting fabrication mismatch and massively parallel analog computing, while output layer is currently implemented in digital domain on a PC to achieve high resolution output weights. The neural decoding IC consists mainly of four parts: input processing circuits, current mirror array for input weights, integrate-and-firing silicon neurons and output counters. Up to 128 input channels and 128 hidden layer nodes are supported by the neural decoding IC, with each input channel embedding an input processing circuit that extracts input
feature from the incoming spike sequences. In this regard, this work follows the method in [104] to extract a moving average of the spike count as the input feature of interest. If needed, the feature extraction block may be changed to implement other functions in different applications.

Whenever there is a spike in the spike sequence of the recorded trial, a 100 µs pulse via $SPK$ and 7-bit channel address ($A(6:0)$) to the DEMUX in the neural decoding IC for row-decoding. 100 µs is found to be a small enough width for this case, but if needed, this pulse width can easily be reduced to 1 µs to quickly handle collisions among incoming spikes on different channels. Each row of the neural decoding IC has a 6-bit window counter ($WinCNT$) to count the total number of input spikes in a moving window with length of $5 \times t_s$ and a moving step of $t_s$. The length of $t_s$, normally set to 20 ms for a maximum input spike rate of 640 Hz, is determined by the period of $CLK_{in}$, which serves as a synchronization signal of the input processing circuits driving all internal registers of these circuits. The counter value in j-th row is converted into input feature current $I_{DACj}$ for the ELM, corresponding to the input $x_j$ in Fig. 5.3.

The system simulation in MATLAB shows that increasing input feature dimension by introducing delayed spike sequence of the existing channel can improve the accuracy of movement classification in the neural signal decoding. This is to be expected from results in time series analysis where some of the past samples are used to better predict the current output. In the proposed IC, this feature, as will be described later, can be realized by exploiting various delayed counter value in the register chain. The ‘effective’ number of input channels can thus be made larger than the actual number of neural recording channels producing an increased input dimension. A 1-bit control signal ($Sext(j)$) stored in each row determines whether the j-th row’s input to the moving window circuit is an external spike count or a delayed spike count from the previous channel. The delay length can be selected from among
5 delay steps ranging from 20 ms to 100 ms, based on SDL(2 : 0). This feature of time-delay based dimension increase (TDBDI) is useful to extract more information from functional electrodes when signal quality degrades in others.

Input feature current from each row is further mirrored into all hidden-layer nodes by a current mirror array, as shown in Fig. 5.4. In each row, the gates of the transistors are all connected to the diode-connected nFET that sinks the output current from DAC of the input processing circuit. And in each column, the drains of the transistors are connected to the input of the hidden-layer node at the top of the column, so that the input current of each row is mirrored into the hidden-layer node. The summation of weighted input features is automatically done due to the current-mode operation. Hence, ratios of the current mirrors are essentially the input weights. Since the size of all transistor in the matrix are the same, in theory the input weights are all the same. However, due to inherent statistic variation of device size, doping and oxide thickness and other parameters in the fabrication of the CMOS circuits, even the devices designed to be identical have random mismatch after fabrication [139]. The device random mismatch has long been a serious issue and limiting factor in the traditional analog and mixed signal design and in neuromorphic IC design as well [140]. Furthermore, in sub-threshold design, in which the transistors are biased with very small current to reduce power consumption, the exponential relation between bias current and threshold voltage exacerbates this effect, comparing to conventional above-threshold design with quadratic dependence between current and the threshold. Huge amount of effort has been dedicated in the analog and mixed signal circuits design to calibrate or compensate this effect. It, however, becomes a benefit in the ELM decoding circuits design, since the random input weights are required.

To quantify the device random variation, the threshold voltage of the transistors is usually modeled as a statistic term following Gaussian distribution to represent all random effects. So considering transistors in the current mirror matrix, the transistor
threshold voltage can be expressed in the equation below:

\[ V_{th,ij} = V_{th,m} + \delta V_{th,ij}, \]  

(5.4)

where \( i \) and \( j \) denote the position of transistor in the matrix, \( V_{th,m} \) is the expectation of the distribution and \( \delta V_{th,ij} \) is a Gaussian distribution centered at zero. Thus, the input weights are determined by the exponential relation as depicted in:

\[ w_{th,ij} = n e^{\frac{\delta V_{th,ij}}{U_T}}, \]  

(5.5)

where \( n \) is the designed ratio of the current, which equals to 1 in this design. \( U_T \) is the thermal voltage. The input weight is thus a random variable with log-normal distribution and is fixed after fabrication. In order to fully exploit the mismatch, all transistors in the array are of minimal size of the CMOS process used to implement the circuits. Therefore, the random input weights are realized in a very low ‘cost’ way that requires only one transistor per weight. It is the fixed random input weights of the ELM that makes this unique design possible.

Each hidden layer node is implemented by a integrate-and-firing silicon neuron driving a 14-bit counter with a 3-bit programmable stop value \( f_{\text{max}} \) to implement a saturating nonlinearity in the activation function \( g() \). The advantage of choosing this nonlinearity is that it can be digitally set and also some neurons can be configured to be linear as well to achieve good performance in linearly separable problems [141]. The computation of hidden layer nodes is activated by setting \( NEU \) high. The output of the neuron is a pulse frequency modulated signal with the frequency proportional to total input current. Therefore, the 14-bit output counter counts number of the pulses generated by the neuron when \( NEU \) is high. The counter outputs are latched and serially read using the \( CLK_{\text{out}} \) signal when \( NEU \) is low with the neuron dis-
Timing diagram of the neural decoding IC is shown in Fig. 5.5. All registers and counters in the input processing circuits are reset to be 0, when \( RN_{in} \) is low. Setting \( RN_{in} \) to be 1 initiates a classification operation. \( SPK \) contains spikes from all channels and are distributed to different input channels by \( A<6:0> \). The input processing circuits are driven and synchronized by input clock, \( CLK_{in} \). After a short settling time for current DAC, \( NEU \) is pulled high enabling silicon neurons and output counters. The width of positive pulse of \( NEU \) therefore determines operation time of the hidden-layer neuron in each cycle and is adjustable according to different classification task. After pulling \( NEU \) down, the output counter value is latched. \( CLK_{out} \) then drives the output scanner, putting output counter values on 13-bit output bus one by one at each rising edge for read-out. After read-out, \( RN_{cnt} \) reset all counter value to zero, to get ready for operation in next cycle. The pulling down of \( RN_{in} \) is the closure of a complete classification operation.

Currently, the output weights and output layer are not implemented on-chip. The output data of the hidden-layer nodes are transferred to a PC, where the computation of ELM output is done in MATLAB. It can be implemented easily by a digital cir-
cuit with output weights stored in on-chip memory, facilitating tuning of the output weights. The operation of the proposed neural signal decoding is characterized by two operation phases. In the training phase, training samples are fed to the neural decoding IC while the outputs of the hidden-layer neurons are captured accordingly. The outputs of all samples form the matrix H as mentioned before. The target is derived from correct movement class of each sample. The output weights are calculated in MATLAB by multiplying Moore-Penrose generalized inverse of the matrix H with the target, as mentioned earlier. In the decoding phase, the operation of the proposed neuromorphic chip is actually the same. After the counter data read-out, the results of decoding can be calculated with the output weights derived in the training phase.

The neural decoding IC utilizes multiple VDDs in its design with DVDD supplying the input processing circuits, the current mirror matrix, silicon neuron and output counter and AVDD supplying the current DACs and current reference for the DACs. Since DVDD supplies mainly digital or digital-like circuit blocks, it can be at a lower level than AVDD from which analog circuits blocks get their supply. Furthermore, power consumption of digital circuits depends on its VDD in a quadratic way, if power consumption from switching activity is dominant. It is therefore highly desirable to scale down DVDD.

5.3.2 Sub-block circuits

Fig. 5.6 shows two adjacent input processing circuits with \( WinCNT_m \) configured to receive an external spike train by setting \( Sext(m) = 0 \) and \( WinCNT_{m+1} \) configured as time delay based channel by setting \( Sext(m+1) = 1 \). The corresponding signal flows are also depicted in the figure by red dash lines. The function of the input processing circuit, is to count the number of spikes in a moving window and convert the counter value by a DAC to a current that can be processed by the decoder. The moving window counter is realized by (1) counting spike in a sub-window in a length
Figure 5.6: Schematic of the input processing circuit. The red dash line denotes the signal flow line in which one channel (channel $m$) uses input spike sequence from spike detection and sorting block and the other channel (channel $m+1$) uses delayed spike count from the previous channel.

of $t_s$; (2) storing sub-window counter value in a delay chain made of shift registers; and (3) adding and subtracting previous 6-b output value with corresponding sub-window counter values in the delay chain to get new 6-b output value of $WinCNT$. This calculation can be represented as:

$$Q_n\langle 5:0 \rangle = Q_{n-1}\langle 5:0 \rangle + D_n\langle 3:0 \rangle - D_{n-5}\langle 3:0 \rangle.$$ \hspace{1cm} (5.6)

where $Q_n\langle 5:0 \rangle$ and $D_n\langle 3:0 \rangle$ are 6-b output value and 4-b sub-window counter value at time instance $n$ respectively. All registers in the input processing circuits toggle at the rising edge of $CLK_{in}$. The advantage of this structure is that the delay chain for sub-window counter value is reused in the proposed TDBDI feature, lead-
ing to a compact design. As depicted in Fig. 5.6, Sext\((m+1)\)=1 make \(WinCNT_{m+1}\) receive the delayed sample from \(WinCNT_m\), rather than count spikes in \(SPK_{m+1}\). The delay length is determined by \(SDL\langle 2:0\rangle\) trough MUX5to1.

Schematic of the current DAC used in the input processing circuit is shown in Fig. 5.7. To achieve a low power consumption of the decoding chip, as well as maximal mismatch in the current mirrors, the reference current of the DAC should be smaller than 100 nA. Furthermore, a compact design is required here due to the requirement of multiple channels. Therefore, the current division technique using MOS transistors proposed in [142] is used in this work. The transistors of the same size forms a R-2R like network to distribute reference current in a binary way. Comparing to binary weighted array design in which layout area increases exponentially with number-of-bits (NOB), this current division method offers a more compact solution with array size increasing linearly with NOB. A 6-bit DAC is used in this work to split the reference current \(I_{ref}\) (also 6-bit programmable in range of 1 nA to 63 nA) according to the \(WinCNT\) output value to generate the input feature current \(I_{DAC}\) to the current mirrors.

The silicon neuron, firstly proposed by Mead [143], is essentially a current-controlled oscillator, with output spike firing rate roughly proportional to input current. Diagram of the silicon neuron is depicted in Fig. 5.8 (a), while waveforms which describes dynamics of the silicon is demonstrated in Fig. 5.8 (b). The capacity of \(C_{int} = 400\) fF sets oscillation frequency based on summed input current,
while \( C_f = 100 \) fF provides hysteresis through positive feedback. When \( NEU \) is pulled high, pFET \( M_2 \) is turned off. If \( M_1 \) is off, \( I_{in} \) from the current mirrors starts to discharge \( v_{mem} \) until it crosses the threshold voltage of the INV\(_1\), leading to transition of all invertors. Then, \( v_{mem} \) is pulled down very quickly through a positive feedback loop formed by \( C_f \). At the same time, \( M_3 \) turns on, charging \( v_{mem} \) towards \( DVDD \) until it crosses the threshold voltage of INV\(_1\) from low to high. INV\(_2\) toggles again, pushing up \( v_{mem} \) and turning off \( M_3 \), starting a new cycle of discharging and charging. The INV\(_3\) serves as a buffer for driving the output counter. Neglecting higher order effects, the time for each cycle of the neuron operation is determined by the sum of the charging and discharging time constant of \( v_{mem} \), and can be expressed by:

\[
T_{CCO} = \frac{k_1}{I_{in}C_{int}} + \frac{k_2}{(I_{rst} - I_{in})C_{int}},
\]

where \( k_1 \) and \( k_2 \) are constant coefficients determined by the electrical characteristic of the discharging and charging path respectively, and \( I_{rst} \) is the charging current when \( M_3 \) is on. Normally \( I_{rst} \) is much larger than \( I_{in} \), making the first term in the equation dominant. Hence, the frequency of the CCO output can be written as:

\[
f_{CCO} = \frac{1}{T_{CCO}} \approx \frac{1}{k_1 I_{in}C_{int}}.
\]

The output counter counts the number of firing of the neuron in a certain time window. The counter has a maximum 14-bit resolution with stop value \((f_{max}) 2^m - 1\) with integer \( m \) programmable from 7 to 14. When the counter reaches its stop value, it will stop counting and hold the value until it is read and reset. This saturating feature gives non-linearity to the neuron transfer function and reduces power consumption when only a low resolution is required. Another way of adding non-linearity is
through driving the gate of the pFET $M_1$ to impose a leakage current at the input, making minimal firing current of the neuron larger than 0.

### 5.4 System Simulation and Parameters Setting

In order to evaluate decoding performance of the algorithm before chip fabrication, system level simulation of the decoding IC is required. Since SPICE simulation becomes rather slow for the system level simulation and is unable to have a good modeling of random mismatch of the current mirror matrix, a behavioral model for the decoding IC is built in MATLAB for emulation and evaluation.

In the simulation and later silicon verification as well, period of $CLK_{in}$ is set to be 20 ms so that a moving counting window with window length of 100 ms and moving step of 20 ms is adopted. Consistently, period of $NEU$ is also 20 ms, leading to a classification rate of 50 classifications per second. For movements classification, neural activity right preceding the closure of switch is stronger than other time instance, implying that it has strong correlation with on-going movement of arm.
Therefore, only spike count within 100 ms before the closure of switch is chosen as input feature for movement type decoding. The hidden-layer neurons is modeled by an current-to-counter-value transfer function, with the output values being integers with a maximum saturating value. This transfer function can be written as follows:

\[
C = \begin{cases} 
\text{floor}(k_{i2f} t_{cnt} I_{in}), & \text{if } k_{i2f} t_{cnt} I_{in} < f_{\text{max}} \\
f_{\text{max}}, & \text{if } k_{i2f} t_{cnt} I_{in} \geq f_{\text{max}} 
\end{cases},
\]

(5.9)

where \(k_{i2f}\) is the linear coefficient of the current-to-frequency transfer function of the silicon neuron, \(t_{cnt}\) is the output counting window and \(\text{floor}()\) takes integer part of its input value. Here, \(k_{i2f}\) is derived from SPICE simulations of the silicon neuron. In the simulation, only random mismatch of the current mirror array is addressed by distributing current mirror ratio according to Eq. 5.5. Mismatch from other circuit blocks is neglected for simplicity.

### 5.4.1 Parameters Setting

System level simulation of the decoding IC in MATLAB can also be used to assist the setting of the parameters. The parameters that need to be set for proper operation of the neural signal decoding IC include reference current of DAC \(I_{\text{ref}}\), NOB of the output counter and output counting time \(t_{cnt}\). NOB of the output counter defines dynamic range of hidden-layer output, thus affecting the decoding accuracy directly. Meanwhile, \(f_{\text{max}}\) in the proposed design is defined by \(2^{\text{NOB}} - 1\). \(I_{\text{ref}}\) determines how the input features are mapped into the input current of the hidden-layer neurons. According to Eq. 5.9, these three parameters defines how much non-linearity can be derived from the hidden-layer neurons, thus determining the classifying capacity of the hidden-layer neurons when facing a non-linear classification problem.

The performance of classification, on the other hand, also depends on charac-
Procedure of finding a set of suitable parameters for the neural decoding IC using system simulation is illustrated in Fig. 5.9. The NOB is first empirically set to be 10 in order to guarantee enough dynamic range in the hidden-layer neuron output. \( f_{\text{max}} \) is therefore 1023. Maximum possible value of \( I_{\text{in}} \), denoted as \( I_{\text{max}} \) also needs to be large enough to generate a 10-bit dynamic range at output counter. Since the proposed decoding IC is targeted for low power BMI, \( I_{\text{ref}} \) is first set to be a very low level at 1 nA. In the algorithm, maximum number of input dimension (D) is 120, rendering a \( I_{\text{max}} \) of 120 nA. \( I_{\text{max}} \) is fixed so that roughly same range of mapping from current to counter value is obtained regardless to number of input dimension. For instance, if D is scaled down to 40, \( I_{\text{ref}} \) is scaled up accordingly to 3 nA. From SPICE simulation, \( k_{i2f} \) can be obtained, which is round 1000 Hz/nA. Hence, from
Eq. 5.9, a counting window of 8.5 ms is required to map 120 nA to 1023 at counter output. Since non-linearity may be required in the transfer function, the window length is round up to 10 ms.

After primary setting is done, a set of simulations is run with $I_{\text{max}}$ adjusted locally around 120 nA to optimize the classification accuracy. If satisfactory accuracy is still not achieved, NOB then can be increased and the entire setting procedure starts again.

5.4.2 System simulation results

The number of recording channels used in neural decoding is an important factor that directly affects decoding accuracy. Generally, increasing number of recording channels will increase the information volume available for the decoding algorithm but consumes more resource in the decoding circuits and in the recording system as well. Hence, it is desirable to improve the decoding accuracy when the number of recording channels is small. As discussed in Sub-section 5.3.1, delayed information of the recorded data is used to increase the input feature dimension with an aim of improving the decoding accuracy when the number of recording channels used is small.

Fig. 5.10 show the system level simulation of the decoding IC in MATLAB with parameter setting obtained by the paradigm discussed before. Number of hidden-layer neurons used in the ELM is 60. 12 types of movements are selected (flexing and extending of all fingers and wrist) with 10 trials in each type. Half of the trials is used as training set. The other half is used as testing set. Both lines show that decoding accuracy increases with increasing number of recorded neurons. The blue does not use delayed samples to increase the input dimension while the red line adds two sequential delayed samples with a delay of 40 ms between them. As clearly shown in Fig. 5.10, increasing input dimension does not improve decoding accuracy for
number of recorded neurons larger than 30 since large enough information is already embedded in 30 neurons, but improves the performance with number of recorded neurons smaller than 30.

This is especially promising for long term implants where some of the initially available recording channels may be unusable later due to electrode degeneration (due to formation of scar tissue etc).

## 5.5 Verification of neural signal decoding IC

The proposed neural signal decoding IC is implemented using AMS-0.35\(\mu\)m CMOS process, with a die area of 4.95\(\times\)4.95 mm\(^2\), including pad frame. The die photo of the chip is shown in Fig. 5.11. In the following subsections, the verification of separate circuits blocks are presented first, followed by neural signal decoding using cortical data of monkey. Finally, the measured power consumption is also presented.

![Graph showing decoding accuracy with or without delayed samples](image)
Figure 5.11: Die photo of the proposed neural signal decoding IC.

5.5.1 Circuit Blocks Verification

Fig. 5.12 verifies operation of the input processing by showing output of the window counter. The yellow waveform is the waveform of $CLK_{in}$ with a cycle period of 20 ms. The white dash line denotes start of the operation. In Fig. 5.12 (a) where $S_{ext} = 0$, the input processing circuits in the tested channel processes an input spike sequence with a spike rate of 630 Hz, starting to 6-bit spike count after a delay of 40 ms and increasing in every 20 ms until 140 ms. In Fig. 5.12 (b), on the other hand, the input processing circuit receives delayed spike counting value from the channel in (a). Here, $SDL < 2:0 >$ is set to be 001, giving an additional delay of 40 ms in the waveform compared to that in (a).

Fig. 5.13 shows operation of the silicon neuron. The waveform on the top is the input spike sequence. The membrane voltage $v_{mem}$ and output $v_{o, neu}$ are presented in
Figure 5.12: The output waveform of the window counter processing an input spike sequence: (a) $S_{ext} = 0$, (b) $S_{ext} = 1$.

Figure 5.13: The operation of the silicon neuron: Waveform on top is spike signal on $SPK$; Waveform of $v_{mem}$ is presented on middle part of the figure; Bottom part shows output spike of the silicon neuron.
the middle and bottom part respectively. The rising and falling ramp in the waveform of $v_{\text{mem}}$ is the result of charging and discharging of capacitor. In every cycle of charging and discharging, a spike is fired at the output of neuron.

Fig. 5.14 shows transfer curves of the silicon neurons in terms of input spike frequency to output spike frequency. Only one input channel is selected with a input spike rate changing from 10 Hz to 630 Hz. A reference current of 32 nA is given to the current DAC. As presented in Fig. 5.14, the transfer curves of different neurons shows a linear relation between input and output frequency, with different slopes due to mismatch in the current mirror array as well as silicon neurons.

Furthermore, 128 input channels are swept with a spike sequence with a firing rate of 320 Hz. The reference current for each channel is set to be 32 nA. The output frequency of each neuron with respect to input spike sequence at each input channel is measured, resulting in a 2-dimension mismatch graph in Fig. 5.15. Normalizing this mismatch matrix by the average value, the distribution of the mismatch is shown in the histogram of Fig. 5.16. The shape of the histogram implies a log-normal distribution as suggested by Equ. 5.5.
5.5.2 Verification of Neural Signal Decoding

The proposed decoding IC is further verified by the recorded neural signal from monkey cortex in the experiment. As mentioned before, neural signal from three monkeys, labeled as Monkey C, K and G, is collected with trials belongs to 12 individuated movements and 4 combined movements. In the verification, equal number
of trials are selected from each movement type. Entire data set used in the verification is distributed equally into training set and testing set. The results shown in the decoding verification is derived using neural data from Monkey K if not pointed out.

An important reasoning behind the random projection of the ELM is that a linear separation can be done in the random feature space into which input features are projected as long as dimension of the random feature space is high enough. Therefore, number of hidden-layer neurons (L) is an important parameter in the ELM. Typically the classification accuracy will increase with increasing L and saturate after enough number of hidden-layer neurons are used. Fig. 5.17 presents this trend of measured testing accuracy of classification. At each point, the testing accuracy is derived by averaging over 50 iterations in which corresponding number of output counters are randomly selected. The small bar on each point indicates standard deviation of the iterations. It can be concluded from this curve that 60 hidden-layer neurons provide enough accuracy for the classification problem while further increasing beyond this figure gives no obvious improvement.

Fig. 5.18 shows input and output of the proposed neural signal decoding. Bottom
Figure 5.18: Input and output of the proposed neural signal decoding

part is spike sequences from 40 recording channels. Each vertical blue line denotes a spike. Spike sequences between two green dash lines belongs to one trial. From the spike firing patterns, one can briefly defer how these M1 neurons are tuned to certain movement. For instance, the neuron recorded by channel 12, highlighted by the red arrow, is obviously tuned specifically to extending of the wrist, while neurons recorded by channel 23 and 26, highlighted by the yellow arrow are more broadly-tuned to multiple movements. The movement type predicted by the decoding IC is printed at the top of Fig. 5.18, where it is compared with the actual movement type denoted as 'Target', giving a 'T' at the top for a correct classification and an 'F' for a wrong classification.

As discussed before, one of challenges for neural signal decoding is to use less number of recording channels to get enough accuracy in the decoding, equivalently to improve accuracy of the decoding with small number of recording channels. It is proposed in this work to use delayed information of the recorded spike sequence for increasing the input dimension so that the decoding accuracy with small number
of recording channels can be improved. This method has been verified with the system simulation in MATLAB. Similar curves are drawn from measured decoding accuracy in Fig. 5.19. In the decoding using delayed information of spike sequences, two sequential delay channels are added next to the input channel that receives spike sequence. By setting $SDL < 2 : 0 >$ to be 001, the delay between two adjacent channels is 40 ms. It can be concluded from Fig. 5.19 that the decoding accuracy improves by introducing delayed information. An improvement larger than 5% in decoding accuracy can be obtained when number of recorded neurons are equal to or less than 20. The decoding accuracy with delayed samples using 40 recording channels is 99.2% while decoding using same number of recording channels without using delayed samples gives an accuracy of 97.6%.

Finally, the decoding IC is verified by more data from Monkey C, Monkey G and data set of Monkey K that includes combined finger movement type. The decoding accuracy derived using 60 hidden-layer neurons and delayed information for each data set is presented in Fig. 5.20.
Figure 5.20: Decoding accuracy of neural signal data from Monkey C, G and K: All decoding is conducted by the chip using 60 hidden-layer neurons and 2 sequential 40-ms delayed channel for each recorded neuron.

5.5.3 Power Estimation

There are two power domain in the proposed decoding IC. DVDD mainly supplies digital and digital-ressembled circuits including window counters, neurons, mirror array and output counters. AVDD supplies analog circuits including internal reference circuits and current DACs. The power of digital circuits can be significantly reduced by scaling down DVDD due to quadratic relation between power consumption and DVDD, while certain level of AVDD may still be required due to DC biasing condition of the analog circuits. Separate power domain design is used to facilitate different power scaling down strategy. Hence, on-chip level shifter circuit is needed to accommodate signal level transition between two power domains.

Average current consumption of digital and digital-assembled circuits during decoding operation can be modeled by the following equation:

$$\bar{I}_{dvdd} = \alpha_0 + \alpha_1 D_f \bar{f}_{in} + \alpha_2 D_f \bar{f}_{in} LB \frac{f_{cnt}}{T_{in}} .$$  \hspace{1cm} (5.10)

The first term in the equation is a static current that does not change with switching
activity of the digital circuits. One possible source of this term is leakage current in the circuits. The second term is average current consumption of switching activity of the window counter. It is therefore linearly related to the number of input processing circuits used ($D$) in the decoding and average spike frequency of the input data set ($f_{in}$) with a coefficient $\alpha_1$. The third term is average current consumption of neurons, current mirror array and output counter. When neurons are enabled ($NEU$ is high), all these circuit blocks have current consumption proportional to average input current of the neurons which is in turn determined linearly by $f_{in}D$ and $B$ which is $I_{ref}$ normalized to 1 nA. When neurons are off ($NEU$ is low), all these circuit blocks are off and consume only leakage current. The ratio $t_{cnt}/T_{in}$ is multiplied here to account for the time $t_{cnt}$ for which these circuits are enabled compared to the entire classification period of $T_{in}$. Finally, unused output counter, neurons and current mirror that connected to the unused neurons can be turned off so that only chosen $L$ hidden-layer neurons consumes power.

Three coefficients $\alpha_0$, $\alpha$ and $\alpha_2$ are determined by doing linear regression using a set of measured current consumption with a $DVDD = 0.6$ V, $AVDD = 2.1$ V and with varying $D$ and $L$. The measured current consumption and corresponding setting used is listed in Tab. 5.1.

Table 5.1: Measured Current consumption of DVDD with varying number of input channel and hidden-layer neurons

<table>
<thead>
<tr>
<th>$I_{dvdd}$ (nA)</th>
<th>1</th>
<th>21</th>
<th>41</th>
<th>61</th>
<th>81</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20</td>
<td>52</td>
<td>90</td>
<td>121</td>
<td>156</td>
</tr>
<tr>
<td>11</td>
<td>33</td>
<td>410</td>
<td>770</td>
<td>1150</td>
<td>1527</td>
</tr>
<tr>
<td>$L$</td>
<td>45</td>
<td>669</td>
<td>1297</td>
<td>1944</td>
<td>2549</td>
</tr>
<tr>
<td>31</td>
<td>65</td>
<td>969</td>
<td>1892</td>
<td>2795</td>
<td>3729</td>
</tr>
<tr>
<td>41</td>
<td>71</td>
<td>1147</td>
<td>2263</td>
<td>3421</td>
<td>4497</td>
</tr>
</tbody>
</table>

Measured under condition: $DVDD=0.6$ V, $AVDD=2.1$ V, $B=8$, $f_{in}=80$ Hz, $t_{cnt}=10$ ms, $T_{in}=20$ ms.
Linear regression on these data results in $\alpha_0 = 14.4 \text{ nA}$, $\alpha_1 = 18.4 \text{ pA/Hz}$ and $\alpha_2 = 4.3 \text{ pA/Hz}$, under the condition of DVDD = 0.6 V and AVDD = 2.1 V.

Current consumption of AVDD ($I_{avdd}$) is static biasing current in the reference circuit and current DAC, and stays constant during the decoding operation. The measured current consumption of AVDD is 6.67 $\mu$A when AVDD = 2.1 V.

Given period of the classification $T_{in} = 20 \text{ ms}$, energy consumed per classification can be derived by:

$$E_{per,clas} = (\bar{I}_{dvdd} \cdot DVDD + I_{avdd} \cdot AVDD) T_{in}.$$  

\hspace{1cm} (5.11)

A typical setting for the classification with the monkey data set is as follows: $D = 40$, $L = 60$, $f_{in} = 100 \text{ Hz}$, $B = 4$, $t_{cnt} = 10 \text{ ms}$ and $T_{in} = 20 \text{ ms}$. Under this setting, $I_{dvdd}$ is calculated as 2.2 $\mu$A, leading to an energy per classification of 307 nJ.

As can be seen energy consumption of the analog circuits takes larger part in the total energy consumption. It can be reduced in future by shutting down the current DACs in input channels when neurons are disabled and by scaling down AVDD as well.

Table 5.2: Comparison among different works on neural decoding IC

<table>
<thead>
<tr>
<th>Work</th>
<th>Method</th>
<th>Hardware Realization</th>
<th>Task</th>
<th>Input Dim.</th>
<th>Output Rate(ops)</th>
<th>E per Op.(nJ)</th>
<th>Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>ELM classifier</td>
<td>0.35-$\mu$m CMOS</td>
<td>Movement types</td>
<td>40</td>
<td>50</td>
<td>0.307</td>
<td>0.976</td>
</tr>
<tr>
<td>[1]</td>
<td>Receptive field</td>
<td>FPGA</td>
<td>Place cells</td>
<td>32</td>
<td>0.69</td>
<td>773.3</td>
<td>0.94</td>
</tr>
<tr>
<td>[83]</td>
<td>Adaptive filter</td>
<td>0.18-$\mu$m (SPICE sim.)</td>
<td>Head direction</td>
<td>100</td>
<td>10</td>
<td>2.5</td>
<td>N.A.</td>
</tr>
<tr>
<td>[113]</td>
<td>SNN-KF</td>
<td>N.A.</td>
<td>2-D cursor trajectory</td>
<td>96</td>
<td>20</td>
<td>N.A.</td>
<td>N.A.</td>
</tr>
</tbody>
</table>

Here, AVDD is reduced to 1.2 V, a minimal level under which the decoding accuracy is still high enough for the application. In this decoding operation, the
dimension and parameter setting remains the same as before, except exact value of B is unknown since the on-chip current reference may be comprised under 1.2 V. $\bar{I}_{dvdd}$ and $I_{avdd}$ are measured to be 0.09 $\mu$A and 0.30 $\mu$A respectively, rendering a energy per classification of 8.3 nJ.

5.6 Conclusion

In this chapter, the proposed neural signal decoding IC based on the ELM is described and verified by pre-recorded spike data from M1 cortex region of the monkeys in the finger movement experiment. Using 40 recording channels and 60 hidden-layer neurons, The decoding IC achieves accuracy of 97.6% in classifying 12 different types of individuated finger movement with 307 nJ consumed per classification. Many algorithms have been developed for neural signal decoding for intracortical BMI. However, most of these algorithm run on PC or general-purpose processor, and requires significant computing efforts. On-chip integration of the neural signal decoding is highly desirable for next generation BMI where only miniaturized and low-power computing device can be implemented. The proposed decoding IC in this work is the first effort, to the knowledge of the author, to realize ASIC implementation of neural signal decoding and verify the decoding IC with real data. A comparison of this work with other state-of-the-art works on neural decoding is given in Tab. 5.2.

The future work of the neural signal decoding IC includes achieving on-chip integration of output weights and output neurons, further reducing the power consumption by shutting down unused analog circuit block during the classification and applying the proposed decoding method for movement onset detection in the pre-recorded data from monkey.
Chapter 6

Conclusion and Future Work

6.1 Conclusion

Next generation BMI calls for chronically implantable devices with ultra low power, high integration, more functionality and robustness in chronic use. In this work, effort is mainly dedicated to address issues in power consumption, robustness and data compression in the intra-cortical neural recording and neural signal processing.

In the area of intra-cortical neural recording circuits, work has been mainly focused on the front-end amplifier. Rather than competing in terms of noise efficiency factor (NEF) as many other works in literature, the signal folding scheme is proposed as a general method that can be applied to any low power amplifier. The signal folding scheme folds amplifier output into a pre-defined range by continuous monitoring of the output and resets whenever output exceeds the range. By doing this, the signal dynamic range presented at the input of ADC is reduced, leading to a reduced NOB of the ADC. The area and power consumption of ADC used in the recording system can therefore be saved by reduced NOB. Since data rates of wireless transmission is reduced accordingly, power consumption of wireless data transmission which has been a bottleneck of the future intra-cortical recording system can be also reduced.
The signal folding can be perceived as a spectrum shaping method from the perspective of frequency domain. The neural signal has a characteristic of \(1/f^n\) rolling off in frequency spectrum with larger amplitude in low frequency component and smaller amplitude in high frequency component. By folding large and slow signal, the signal folding essentially reshapes the spectrum of the neural signal, pushing energy in low frequency into higher frequency domain in a predictive manner, therefore reducing dynamic range of the signal. After data transmission, the amplified signal is retrieved from the folded signal by an non-Nyquist reconstruction algorithm. The dynamic range is regained and spectrum restored. Of course, some error is introduced in this process. A behavioral model is built in MATLAB to estimate the reconstruction in simulation using circuits parameter derived from SPICE simulation. Besides power and area saving, the signal folding scheme provides other benefits including: lowered high pass corner for LFP, reduced harmonic distortion, low supply voltage operation and resilience to interference and artifact.

It has become a trend for future intra-cortical BMI that neural stimulation and recording cooperate closely to build a closed loop from monitoring neural activity to interacting with external environment and then back to changing the neural activity. Since the resets in signal folding scheme provides a way of quick recovery from big artifact and interference, it is applied to simultaneous neural stimulation and recording, in an attempt to integrate neural stimulation and recording circuits on the same die and conduct stimulation and recording using the same electrode. In vitro testing in PBS is conducted, showing that signal folding scheme can reduce the recovery time of recording amplifier to within 2 ms after stimulation with a current level of 100 µA, which is commonly used in neural stimulation of central nerve system.

For the signal conditioning in the intra-cortical recording, further processing steps after amplifying signal may include analog-to-digital conversion, spike detec-
tion and spike sorting. Huge amount of work has been done in literature to realize these processing steps. In this work, data compression as a way to reduce power consumption has been a major focus to enable long term operation of the devices, in which complete transmission of raw recording data would be an extreme heavy burden. As discussed in Chapter 3, the signal folding has provided a way of data compression in neural recording. By cutting down the NOB of the ADC from 10 to 8, the recording data is compressed by a factor of 0.8.

On-chip neural signal decoding has provided another highly efficient way of data compression. Furthermore, for practical use of next generation BMI devices, power efficient and miniaturized neural decoding is highly desired rather than the current decoding algorithms running on PC. Very few works have been done in attempting to integrate neural signal decoding on-chip. To fill this void, a neural decoding algorithm based on the ELM is proposed in this work with the world’s first application-specific integrated circuit (ASIC) realization of neural decoding. The ELM is a single hidden-layer feed-forward neural network with fixed random input weights and with output weights tuned during training phase. The training can be done in an analytic and one-time manner by linear optimization of output of hidden-layer neurons to the targets of training, leading to a very fast training speed and better generalization. The fixed random input weights are found to be easily implemented if random mismatch of transistors intrinsic to all CMOS process is used. The multiplying of the input weights is therefore realized in current mode by current mirrors with low power and very small area. The output weights can be realized in digital circuits to facilitating tuning. Silicon neuron and output counter serves as hidden-layer neuron, performing non-linear operation in the neural network and converts analog current mode input into digital output.

In this work, the input weights and hidden-layer neurons of the ELM is implemented in AMS-0.35µm CMOS process. The output of hidden-layer neurons is read
out and transferred to a PC, where training is conducted and output of ELM is calculated. The decoding IC is measured and verified using pre-recorded neural data from M1 cortex region of monkey conducting finger movement tasks. The measurement shows that using 40 recording channels and 60 hidden-layer neurons, the decoding IC achieves accuracy of 97.6% in classifying 12 different types of individuated finger movement with 307 nJ consumed per classification.

One of the challenges of neural signal decoding is to achieve reasonable accuracy using limited number of recording channels. A limited number of recording channels typically means less information is provided from the recording side to the decoding algorithm and therefore less input dimensions. In this work, the delayed information of recorded neural signal is used to increase the input dimension of the decoding algorithm so that time evolution of the neural signal can be partially presented to the decoding algorithm. The increased information does lead to higher decoding accuracy, as suggested by simulation results as well as measurement results. Since the input processing circuits proposed in this work uses a delay chain of registers to realize window counting of the spikes. It can be easily reused to provide the delayed spike count to the next input channel. In this way, the proposed method of increasing input dimension does not cause any penalty in hardware implementation.

6.2 Future Work

Future work that can be done to improve the existing circuits on neural signal recording and decoding are listed as follows.

On the neural recording side, a complete neural recording channel that uses signal folding scheme can be implemented by integrating ADC and reconstruction algorithm on chip. As discussed in Section 2.5, a capacitive array based SAR-ADC can be used to digitize the amplified signal. The capacitive array based SAR-ADC
is a common choice in various works on intra-cortical neural recording, due to its high power efficiency. The reconstruction algorithm can be first implemented on a field-programmable gates array (FPGA) for verification. Then it can be integrated on the same chip with neural signal processing circuits, such as spike detection and sorting.

More experiments can be conducted in future to further verify simultaneous neural stimulation and recording with signal folding scheme. An in vivo testing is meaningful in verifying the concept in a more realistic scenario. Higher integration can also be realized by adding ADC and digital control circuits on the same chip. As suggested by in vitro testing results presented in Chapter 4, an ADC with multiple sampling rates is desirable here to acquire more information for the reconstruction, when neural stimulation is applied.

On the neural signal decoding side, other neural signal data set involving different experiment protocol will be used to further verify the proposed neural decoding IC. For instance, spike pattern of place cells in hippocampal region of rat cortex has been used to predict future position of the rat [144].

Many works can be done in future to improve circuit performance and expand system functionality. Firstly, power consumption of the neural decoding IC can be further reduced by shutting down unused static bias current on chip. Circuits realizing different types of hidden layer activation function can also be added to improve classification performance in different scenarios. Furthermore, output weights and output layer of the ELM can be integrated on chip to realize complete function of the ELM on a single device. Alternatively, the proposed decoding IC can cooperate with a conventional digital micro-processor, serving as a co-processor which conducts massive computing work of hidden layer in a more power-efficient way. The micro-processor, on the other hand, provides flexibility in implementing the output layer in which various operations and algorithms can be implemented in firmware.
Finally, as a general classification method, the decoding IC has potential of being used in a wide range of applications, including wireless sensor node, other biomedical devices, internet-of-things and data science.

It is also very interesting to integrate the proposed neural decoding circuits with front-end circuits of neural recording to accomplish a system-on-a-chip (SoC) on which a complete signal chain from neural signal recording to neural signal decoding can be realized by a single implanted device. This makes the implanted device capable of on-site neural signal decoding so that only results of neural signal decoding is transmitted out of body, leading to a very large data compression.
APPENDIX A

Time-Domain Behavior Model of Signal Folding Amplifier

In order to measure the reconstruction error, a test-bench of an ideal amplifier and an amplifier with reset behavior is needed, so that comparison of the two outputs would provide the error. SPICE was not viable option due to the long simulation times required for systems that have slow (e.g. LFP waveform) and fast (e.g. reset of the amplifier) time scales simultaneously. Moreover, to predict reconstruction error, the simulations need to include noise in transient analysis making SPICE simulation times prohibitive. Hence, we developed a behavioral description of the ideal and resetting amplifier in MATLAB using differential equations.

First, the ideal amplifier is approximated by a system with a closed loop gain of $G$ and a single-pole low-pass transfer function. Then, the change in its output, $\Delta y'$ can be derived from the one-pole low-pass filter transfer function $H(s)$ as shown below:

$$H(s) = \frac{\Delta Y(s)}{\Delta X(s)} = \frac{G}{1 + s/2\pi f_{LP}}$$
$$\Delta y'(t) = 2\pi f_{LP}(G\Delta x(t) - \Delta y(t)) \quad (A.1)$$

where $f_{LP}$ is the low-pass corner of the proposed amplifier respectively. This equa-
tion is integrated numerically using a fourth order Runge-Kutta method with a fixed time step of 50 \( \mu s \).

Next, the reset behavior of the proposed amplifier can be easily modeled by a ‘if structure’ in MATLAB code. Here, we ignore the finite reset time of the actual implementation since we found it did not affect the reconstruction error spectrum significantly.

Finally, to get the correct reconstruction error spectrum, we added random noise and a leakage current component at the input of the amplifier. The values of these components were chosen based on measurement results so that the reconstruction error spectrum of this model matched the measurements closely.
APPENDIX B

Author’s Publication

B.1 Journal Papers


4. Enyi Yao, Yi Chen, Arindam Basu, “A 0.7 V, 40 nW Compact, Current-Mode Neural Spike Detector in 65 nm CMOS”, submitted to *IEEE Transactions on Biomedical Circuits and Systems*. 
B.2 Conference Papers


BIBLIOGRAPHY


145


