Silicon Backplane Design for OLED-on-Silicon Microdisplay

WANG YING

School of Electrical & Electronic Engineering

A thesis submitted to the Nanyang Technological University in fulfillment of the requirement for the degree of Master of Engineering

2011
STATEMENT OF ORIGINALITY

I hereby certify the content of this thesis is the result of work done by me and has not been submitted for higher degree to any other University or Institution.

Date                                      Wang Ying
Acknowledgements

With a deep sense of gratitude, I wish to express my sincere thanks to my supervisor, Associate Professor Sun Xiao Wei, for his continuous insight, enthusiasm and encouragement. His deep passion for various scientific problems has taught me a lot. His guidance during the development of my research has been invaluable. I also would like to thank Dr. Gu Jiang Min, Mr. Zhang Liang, Dr. Shi Xiao Meng, Dr. Wang Chao, Dr. Luo Jian Wen, and Mr. Fan Zhong Cheng. Their professional attitudes, continuous supports and management skills deserve special acknowledgment. I would like to extend my special thanks to people at Nanoelectronic Lab have contributed to this work. I had the most wonderful learning experience working with a team of very active and bright Ph.D. and master students. It would have been impossible to achieve these research results without the consistent technical support of Mrs. Neo Bee Geok and Mr. Hasman Bin Hassan at Nanoelectronic Lab I, Mrs. Seow-Guee, Geok and Mrs. Leong-Tan Min Lin at IC Design Lab II, and Mr. Goh Mia Yong, Jimmy at Center for Integrated Circuit & System.

I will never find words enough to express the gratitude that I owe to my family in China. Tender love and support from my parents, my brother and my sister-in-law, especially my cute niece, have always been the cementing force for building the blocks of my research. Finally, I also want to thank my dear friends: Mr. Xie Zi Li, Ms. Li Dan, and Ms. Jia Ying and others who encourage and inspire me and never abandon me for all the time.
Abstract

Microdisplay technology has attracted the attention as projection displays and near to eye (NTE) displays due to its advantages of high resolution, tiny physical display size and low power consumption. Combined with complementary metal oxide semiconductor (CMOS) technology, several display technologies are employed to implement a microdisplay application, such as liquid crystal or electroluminescent display. Compared with liquid crystal on silicon (LCoS) technology, organic light emitting diode (OLED) microdisplay technology is more attractive as the NTE display because of its simple optics, high luminance, fast response and ultra low power dissipation. With CMOS technology, complex circuitry is integrated into the silicon backplane to realize compact OLED-on-Silicon microdisplay.

The research work is to exploit and develop efficient circuit architecture of the silicon backplane for OLED-on-Silicon microdisplay. The design of the silicon backplane must fulfill the characteristics of the display technology. The luminance of OLEDs is proportion to the driving current density, so proper current signals are expected to be generated for the OLEDs. The challenge mainly lies in the extremely small current for low level gray scale. Accurate current signal processing technologies are employed in the design of the silicon backplane.

First, based on the reviews of the active matrix OLEDs (AMOLEDs) employing amorphous silicon (α-Si) and poly-silicon (poly-Si), voltage driving scheme and current driving scheme are the two main technologies used in the pixel circuit design. We develop a current driving pixel circuit because of the linear relationship
between the driving current and the display luminance. Compensation technology is employed to satisfy the current accuracy at low gray scale level, and usually the pixel current is as low as several hundreds of nano amperes. In comparison with conventional current driving pixel circuit based on the current copier, we show that the proposed pixel circuit fits the design targets and shows good circuit performance even at the low current level.

Secondary, since the input display data is digital signal, digital to analog converter (DAC) is required to transform the input digital display data into analog current signal. Current mode DACs are preferable when current driving scheme is employed in the pixel circuit design. For a successful microdisplay, the chip area is one key consideration. A current mode DAC based on the current dividing operation is proposed to optimize the chip area. Compared with the common binary-weight current steering DAC with the same resolution, the chip area noticeably decreases and the performance of the proposed DAC achieves the design objectives.

Finally, a prototype with the resolution of 160×120 is implemented based on Semiconductor Manufacturing International (Shanghai) Corporation (SMIC) 0.35µm custom silicon process.
# Table of Contents

Acknowledgments ............................................................................................................. I
Abstract .............................................................................................................................. II
Table of Contents .............................................................................................................. IV
List of Figures .................................................................................................................... VI
List of Tables ...................................................................................................................... IX
Acronyms and Symbols ................................................................................................. X

Chapter 1 Introduction ..................................................................................................... 1
  1.1 Background and Motivation .................................................................................. 1
  1.2 Objectives ............................................................................................................. 3
  1.3 Major Contributions ............................................................................................. 3
  1.4 Thesis Organization ............................................................................................... 4

Chapter 2 OLED-on-Silicon Microdisplay ................................................................. 6
  2.1 Introduction .......................................................................................................... 6
    2.1.1 Basic Operation of OLEDs .......................................................................... 6
    2.1.2 Electrical Characteristics of OLEDs ......................................................... 9
    2.1.3 Organic Materials for Microdisplays ....................................................... 10
  2.2 CMOS Technology for Microdisplays ................................................................ 12
    2.2.1 Comparisons of CMOS, Amorphous Silicon, and Poly-Silicon Technologies ......................................................... 12
    2.2.2 Basic Operation of MOS Transistors ...................................................... 14
  2.3 OLED-on-Silicon Microdisplay ......................................................................... 15
  2.4 Conclusion ............................................................................................................ 17

Chapter 3 Design of Addressing Circuit for OLED-on-Silicon Microdisplay ......... 18
  3.1 Introduction .......................................................................................................... 18
  3.2 Active Matrix Addressing circuit for OLED-on-Silicon Microdisplay ............ 20
    3.2.1 Silicon Backplane Electronics .................................................................. 20
    3.2.2 Addressing Scheme for OLED-on-Silicon Microdisplay ....................... 21
  3.3 Optimizations of the Addressing Circuit for OLED-on-Silicon Microdisplay ................................................................. 23
  3.4 Layout Considerations ......................................................................................... 29
  3.5 Simulation Results of the Addressing Circuit .................................................... 31
  3.6 Conclusion ............................................................................................................ 38

Chapter 4 Design of Pixel Circuit for OLED-on-Silicon Microdisplay ................... 39
4.1 Introduction.................................................................................................................. 39
4.2 Reviews of AMOLEDs Driving Scheme................................................................. 41
  4.2.1 Voltage Driving Scheme...................................................................................... 41
  4.2.2 Current Driving Scheme..................................................................................... 43
4.3 Design Considerations for Pixel Circuit of OLED-on-Silicon Microdisplay.......................... 45
  4.3.1 PMOS Transistors for OLED-on-Silicon Mirodisplay........................................ 46
  4.3.2 Switch Charge Feedthrough.............................................................................. 48
  4.3.3 Clock Feedthrough............................................................................................ 50
  4.3.4 Time Response of the Storage Elements......................................................... 51
4.4 Implementation of the Proposed Pixel Circuit....................................................... 57
4.5 Layout Considerations............................................................................................... 62
4.6 Conclusion.................................................................................................................... 64

Chapter 5 Design of Current Mode DAC for OLED-on-Silicon Microdisplay..................... 65
5.1 Introduction.................................................................................................................. 65
5.2 The Characteristics of the DACs............................................................................... 67
5.3 Architectures of Current Mode DACs....................................................................... 72
  5.3.1 Binary-weighted Current Mode DACs............................................................. 72
  5.3.2 Thermometer-code Current Mode DACs......................................................... 72
  5.3.3 Segmented Current Mode DACs....................................................................... 74
5.4 Implementation of the Proposed Current Mode DACs............................................. 75
5.5 Layout Considerations............................................................................................... 85
5.6 Simulation Results of the Proposed Current Mode DACs....................................... 87
5.7 Conclusion.................................................................................................................... 93

Chapter 6 Prototype of OLED-on-Silicon Microdisplay.................................................. 94
6.1 Prototype of OLED-on-Silicon Microdisplay......................................................... 94
6.2 Measurement Results of the Prototype of OLED-on-Silicon Microdisplay.................. 96
6.3 Conclusion.................................................................................................................... 106

Chapter 7 Conclusions.................................................................................................... 108
  7.1 Conclusions.............................................................................................................. 108
  7.2 Recommendations for the Future Work............................................................... 111

Reference......................................................................................................................... 114

Publications...................................................................................................................... 126

Appendix.......................................................................................................................... 127
List of Figures

Figure 2.1 The basic bottom emitting OLED structure .............................................7
Figure 2.2 The OLED working principle ......................................................................8
Figure 2.3 The top emitting structure of OLED-on-Silicon microdisplay ..................9
Figure 2.4 The I-V curve of the OLED in our research ............................................9
Figure 2.5 Basic structure of the MOS transistor ......................................................14
Figure 3.1 (a) Passive matrix display (b) Active matrix display .................................18
Figure 3.2 The functional block diagram of OLED-on-Silicon microdisplay ..........20
Figure 3.3 The structure of the shift register and the data latch ................................22
Figure 3.4 The time scheme of the shift register and the data latch .........................22
Figure 3.5 The schematic of the row scanner ..........................................................23
Figure 3.6 The time scheme of the row scanner ......................................................23
Figure 3.7 (a) The two cross-coupled inverters to store “1” (b) The two cross-coupled inverters to store “0” ..............................................................24
Figure 3.8 The static D flip-flop ..................................................................................24
Figure 3.9 (a) Transmission of logic “0” through the transmission gate (b) Transmission of logic “1” through the transmission gate ..............................................25
Figure 3.10 The inverting latch ...................................................................................25
Figure 3.11 The robust transparent latch ...................................................................26
Figure 3.12 The dynamic D flip-flop ..........................................................................26
Figure 3.13 Simulation results of the static D flip-flop and the dynamic D flip-flops ........28
Figure 3.14 The rising edge of output signals of the static and the dynamic D flip-flops ..........29
Figure 3.15 Layout arrangement of the mixed-signal circuit ....................................30
Figure 3.16 I/O pads placement ................................................................................30
Figure 3.17 The 8 × 8 block diagram of OLED-on-Silicon microdisplay .............32
Figure 3.18 (a) The shift register (b) The data latch ................................................33
Figure 3.19 Input signals for simulation ....................................................................33
Figure 3.20 The column addressing circuit for 8 × 8 block diagram ....................35
Figure 3.21 The column addressing circuit simulation results of the 8 × 8 block diagram of OLED-on-Silicon microdisplay .........................................................36
Figure 3.22 The row scan circuit of 8 × 8 block diagram .........................................37
Figure 3.23 The row scanner circuit simulation results of the 8 × 8 block diagram of OLED-on-Silicon microdisplay .................................................................37
Figure 4.1 The 2-T pixel circuit of OLED-on-Silicon microdisplay .......................40
Figure 4.2 The voltage compensation pixel circuit ..................................................42
Figure 4.3 The pixel circuit based on the current copier .........................................43
Figure 4.4 The pixel circuit based on the current mirror ........................................45
Figure 4.5 (a) The 2-T pixel circuits using NMOS (b) The 2-T pixel circuits using PMOS ............................................................................................47
Figure 4.6 (a) The top-emitting structure of OLED-on-Silicon microdisplay using NMOS and (b) The top-emitting structure of OLED-on-Silicon microdisplay using PMOS .................................................................47
Figure 4.7 The switch charge feedthrough ...............................................................48
Figure 4.8 The CMOS switch used as the switch element ....................................49
Figure 4.9 The clock feedthrough ............................................................................50
## List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.10</td>
<td>The basic elements used for evaluating the time response</td>
</tr>
<tr>
<td>4.11</td>
<td>The drain current $I_d$ with the different capacitances of $C_r$</td>
</tr>
<tr>
<td>4.12</td>
<td>The gate voltage $V_g$ with the different capacitances of $C_r$</td>
</tr>
<tr>
<td>4.13</td>
<td>The drain current $I_d$ with the different $W/L$ ratios</td>
</tr>
<tr>
<td>4.14</td>
<td>The gate voltage $V_g$ with the different $W/L$ ratios</td>
</tr>
<tr>
<td>4.15</td>
<td>The drain current $I_d$ with the different transistor size</td>
</tr>
<tr>
<td>4.16</td>
<td>The gate voltage $V_g$ with the different transistor size</td>
</tr>
<tr>
<td>4.17</td>
<td>The proposed pixel circuit for OLED-on-Silicon microdisplay</td>
</tr>
<tr>
<td>4.18</td>
<td>Simulation results of the proposed pixel circuit</td>
</tr>
<tr>
<td>4.19</td>
<td>The current copier</td>
</tr>
<tr>
<td>4.20</td>
<td>Comparisons of the proposed pixel circuit and the current copier</td>
</tr>
<tr>
<td>4.21</td>
<td>Different types of CMOS capacitors</td>
</tr>
<tr>
<td>4.22</td>
<td>The gate capacitor of the MOS transistor</td>
</tr>
<tr>
<td>5.1</td>
<td>The basic voltage mode DAC</td>
</tr>
<tr>
<td>5.2</td>
<td>The Binary-weighted current-steering DAC</td>
</tr>
<tr>
<td>5.3</td>
<td>INL and DNL errors for DAC transfer function</td>
</tr>
<tr>
<td>5.4</td>
<td>(a) The offset error (b) The gain error of DAC</td>
</tr>
<tr>
<td>5.5</td>
<td>The binary-weighted current mode DAC</td>
</tr>
<tr>
<td>5.6</td>
<td>(a) The basic architecture of thermometer code current mode DAC (b) The basic current cell used for thermometer code current mode DAC</td>
</tr>
<tr>
<td>5.7</td>
<td>The segment current mode DAC</td>
</tr>
<tr>
<td>5.8</td>
<td>The 4-bit proposed current mode DAC using common current mirror</td>
</tr>
<tr>
<td>5.9</td>
<td>(a) The chip area of 4-bit binary-weighted current mode DAC (b) The chip area of 4-bit proposed current mode DAC using common current mirror</td>
</tr>
<tr>
<td>5.10</td>
<td>(a) The basic current mirror pair (b) The cascode current mirror</td>
</tr>
<tr>
<td>5.11</td>
<td>The 4-bit proposed current mode DAC using cascode current mirror</td>
</tr>
<tr>
<td>5.12</td>
<td>(a) The basic structure of the bias circuit using MOS transistors (b) The proposed bias circuit</td>
</tr>
<tr>
<td>5.13</td>
<td>Contacts issue in the layout design for the current mirror</td>
</tr>
<tr>
<td>5.14</td>
<td>The transistor orientations of the current mirror pair</td>
</tr>
<tr>
<td>5.15</td>
<td>Common centroid placement of the current mirror pair</td>
</tr>
<tr>
<td>5.16</td>
<td>(a) Simulation results of 4-bit current mode DAC using cascode current mirror (b) Simulation results of 4-bit current mode DAC using common current mirror</td>
</tr>
<tr>
<td>5.17</td>
<td>The ideal output current and the actual output currents of the 4-bit proposed current mode DACs</td>
</tr>
<tr>
<td>5.18</td>
<td>Gain errors of the 4-bit proposed current mode DACs</td>
</tr>
<tr>
<td>5.19</td>
<td>INLs of the 4-bit proposed current mode DACs</td>
</tr>
<tr>
<td>5.20</td>
<td>DNLs of the 4-bit proposed current mode DACs</td>
</tr>
<tr>
<td>6.1</td>
<td>The top right corner of OLED-on-Silicon microdisplay prototype photograph</td>
</tr>
<tr>
<td>6.2</td>
<td>The COB package of OLED-on-Silicon microdisplay die</td>
</tr>
<tr>
<td>6.3</td>
<td>The OLED-on-Silicon microdisplay prototype measurement setup</td>
</tr>
<tr>
<td>6.4</td>
<td>Input signals for OLED-on-Silicon microdisplay prototype circuit testing</td>
</tr>
<tr>
<td>6.5</td>
<td>The data flow of the column addressing circuit of OLED-on-Silicon microdisplay prototype</td>
</tr>
</tbody>
</table>
Figure 6.6 The expected output signals for the column addressing circuit of OLED-on-Silicon microdisplay prototype .................................................................100
Figure 6.7 The row scanner of OLED-on-Silicon microdisplay prototype ..........100
Figure 6.8 The expected output signals for the row scanner of OLED-on-Silicon microdisplay prototype .................................................................101
Figure 6.9 Measurement results of DATA<3:0> and S<3:0> .........................103
Figure 6.10 Measurement results of VS signal and S<0> ..............................104
Figure 6.11 Measurement results of HS and DOUT<3:0> ............................104
Figure 6.12 Measurement results of the row scanner ..................................105
Figure 6.13 Measurement results of the pixel circuit output current ..........106
Figure 7.1 Possible modifications of the pixel circuit ..................................112
Figure 7.2 The DAC with calibration circuit .................................................112
List of Tables

Table 2.1 Device architectures and materials for SMOLEDs and POLEDs ..........11
Table 2.2 Comparisons of α-Si, poly-Si and CMOS technologies .......................13
Table 3.1 Input signals for the addressing circuit simulation ..............................34
Table 4.1 Components parameters of the proposed pixel circuit ..........................59
Table 4.2 Simulation results of the proposed pixel circuit ..................................60
Table 4.3 Component’ parameters of the current copier .....................................60
Table 4.4 Ideal value and the simulation results of both the proposed pixel circuit and the current copier ..............................................................61
Table 5.1 The transformation of thermometer code and binary code ..................73
Table 5.2 The chip areas of the binary-weighted current mode DAC and the proposed current mode DAC using common current mirror .........................78
Table 5.3 The chip areas of the binary-weighted current mode DAC and the proposed current mode DAC using cascode current mirror .......................81
Table 5.4 The transistors dimension scaling of the proposed bias circuit ..............85
Table 5.5 The ideal output currents and the actual output currents of the proposed current-mode DAC .................................................................89
Table 5.6 Specifications of the proposed current mode DACs ............................92
Table 6.1 Specifications of DG 2020A and P3420 pods ....................................96
Table 6.2 Signals specifications for OLED-on-Silicon microdisplay prototype testing .................................................................................................102
Table 6.3 Specifications of HP4156 ...................................................................106
Table 6.4 Specifications of the OLED-on-Silicon microdisplay prototype ........107
Acronyms and Symbols

**Abbreviations**

- \( \alpha \)-Si: Amorphous Silicon
- AMOLED: Active Matrix Organic Light Emitting Diode
- CMOS: Complementary Metal Oxide Semiconductor
- COB: Chip on Board
- DAC: Digital to Analog Converter
- DNL: Differential Non-Linearity
- ETL: Electron Transporting Layer
- HMD: Head Mounted Display
- HTL: Hole Transporting Layer
- HS: Horizontal Synchronization
- INL: Integral Non-Linearity
- ITO: Indium Tin Oxide
- LCoS: Liquid Crystal on Silicon
- LSB: Least Significant Bit
### Acronyms and Symbols

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIM</td>
<td>Metal Insulator Metal</td>
</tr>
<tr>
<td>MOS</td>
<td>Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>NTE</td>
<td>Near to Eye</td>
</tr>
<tr>
<td>OLED</td>
<td>Organic Light Emitting Diode</td>
</tr>
<tr>
<td>PIP</td>
<td>Poly Insulator Poly</td>
</tr>
<tr>
<td>POLED</td>
<td>Polymer Organic Light Emitting Diode</td>
</tr>
<tr>
<td>Poly-Si</td>
<td>Poly Silicon</td>
</tr>
<tr>
<td>rms</td>
<td>root mean square</td>
</tr>
<tr>
<td>SMIC</td>
<td>Semiconductor Manufacturing International (Shanghai) Corporation</td>
</tr>
<tr>
<td>SMOLED</td>
<td>Small Molecule Organic Light Emitting Diode</td>
</tr>
<tr>
<td>TFT</td>
<td>Thin Film Transistor</td>
</tr>
<tr>
<td>VGA</td>
<td>Video Graphics Array</td>
</tr>
<tr>
<td>VS</td>
<td>Vertical Synchronization</td>
</tr>
</tbody>
</table>

### Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{gd}$</td>
<td>Gate to drain overlap capacitance</td>
</tr>
</tbody>
</table>
### Acronyms and Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_{gs}$</td>
<td>Gate to source overlap capacitance</td>
</tr>
<tr>
<td>$C_{OX}$</td>
<td>Oxide capacitance per unit area</td>
</tr>
<tr>
<td>$C_s$</td>
<td>Storage capacitor of the pixel circuit</td>
</tr>
<tr>
<td>$D_k$</td>
<td>Digital input of DAC</td>
</tr>
<tr>
<td>$E_{gain}$</td>
<td>Gain error of DAC</td>
</tr>
<tr>
<td>$E_{off}$</td>
<td>Offset error of DAC</td>
</tr>
<tr>
<td>$GND$</td>
<td>Ground</td>
</tr>
<tr>
<td>$g_m$</td>
<td>Small signal transconductance</td>
</tr>
<tr>
<td>$I_d$</td>
<td>Drain current of MOS transistor</td>
</tr>
<tr>
<td>$I_{data}$</td>
<td>Input data current of the pixel circuit</td>
</tr>
<tr>
<td>$I_{OLED}$</td>
<td>Driving current for OLEDs</td>
</tr>
<tr>
<td>$I_{ref}$</td>
<td>Reference current</td>
</tr>
<tr>
<td>$L$</td>
<td>Length of MOS transistor</td>
</tr>
<tr>
<td>$Q_s$</td>
<td>Stored charge in the storage capacitor of the pixel circuit</td>
</tr>
<tr>
<td>$SW$</td>
<td>Switch signal</td>
</tr>
<tr>
<td>$\overline{SW}$</td>
<td>Complementary switch signal</td>
</tr>
<tr>
<td>Acronym</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>$VDD$</td>
<td>Power supply signal</td>
</tr>
<tr>
<td>$V_{bias}$</td>
<td>Bias voltage</td>
</tr>
<tr>
<td>$V_{ds}$</td>
<td>Source to drain voltage of MOS transistor</td>
</tr>
<tr>
<td>$V_{eff}$</td>
<td>Effective gate to source voltage</td>
</tr>
<tr>
<td>$V_g$</td>
<td>Gate voltage of MOS transistor</td>
</tr>
<tr>
<td>$V_{gs}$</td>
<td>Gate to source voltage of MOS transistor</td>
</tr>
<tr>
<td>$V_{LSB}$</td>
<td>Voltage change when on LSB changes</td>
</tr>
<tr>
<td>$V_{ref}$</td>
<td>Reference voltage</td>
</tr>
<tr>
<td>$V_t$</td>
<td>Threshold voltage of MOS transistor</td>
</tr>
<tr>
<td>$V_{TN}$</td>
<td>Threshold voltage of NMOS transistor</td>
</tr>
<tr>
<td>$V_{TP}$</td>
<td>Threshold voltage of PMOS transistor</td>
</tr>
<tr>
<td>$W$</td>
<td>Width of MOS transistor</td>
</tr>
<tr>
<td>$Y'_k$</td>
<td>Actual analog output value of DAC</td>
</tr>
<tr>
<td>$Y_k$</td>
<td>Ideal analog output value of DAC</td>
</tr>
<tr>
<td>$\lambda$</td>
<td>Channel length modulation factor of MOS transistor</td>
</tr>
<tr>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------</td>
</tr>
<tr>
<td>$\mu$</td>
<td>Mobility of MOS transistor</td>
</tr>
<tr>
<td>$\mu_{\text{eff}}$</td>
<td>Effective mobility of MOS transistor</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

1.1 Background and Motivation

Microdisplay is a general term for a display system with a typical display screen size of less than 1.5” in diagonal. It is often used for projection and near to eye (NTE) displays. Head mounted display (HMD) and liquid crystal on silicon (LCoS) TV are examples of the existing microdisplay applications. Microdisplays are regarded as the combination of the display technology and the complementary metal oxide semiconductor (CMOS) technology to induce a compact display system with low overall system cost. The display devices are deposited on the CMOS silicon backplane to produce an information-rich, high performance and compact microdisplay. [1] [2]

Organic light emitting diode (OLED) technology shows its attractiveness for a microdisplay application, especially for NTE display. First, OLED technology is kind of emissive display so the backlight is no longer required when it is used to implement a microdisplay application. Second, the fast response rate of OLED devices enables the fast switching ability of OLED-on-Silicon microdisplay. Furthermore, the attraction of OLED technology includes the low power consumption. This is important for portable or wearable, battery-powered display applications because it is possible to prolong battery life or the use of smaller and lighter batteries. [2]
Compared with the amorphous silicon (α-Si) backplane and the poly silicon (poly-Si) backplane which are the two common technologies used in the active matrix OLED display (AMOLED), the CMOS technology shows its advantages to be integrated in a microdisplay application, especially the NTE display system. First, the smooth surface of the CMOS process is a perfect contact interface for the OLED layers. Second, the compaction and complexity of the CMOS circuit lead to the small pixel-pitch of microdisplay which results in small driving current. The extremely small current for the pixel circuit leads to lower power dissipation. Third, the mature CMOS industries provide a low manufacture cost, especially massive product.

Based on studies and summarizes of the features of both the OLED technology and the CMOS technology, the combination of these two technologies illustrates the possibility of a successful microdisplay application. The motivation to investigate and develop a silicon backplane is to provide a design strategy of a practical OLED-on-Silicon microdisplay. Nowadays, the OLED-on-Silicon microdisplay is less mature and developed than LCoS microdisplay. The challenges of the research work mainly lie in two aspects. First we must consider the precise current process and the compensation in the circuit design which also lie in the conventional OLED direct view. Second the tight circuit structure is notable based on the specific requirement of the microdisplay application. We aim at providing a design methodology to solve the similar situation when the silicon backplane is expected for a new microdisplay application.
1.2 Objectives

The main objective of the research work is to explore and apply a design of the silicon backplane for the OLED-on-Silicon microdisplay.

The specifications for the OLED-on-Silicon microdisplay application require special design considerations. First, the chip area is expected to be as small as possible to satisfy the portable and wearable display application of the microdisplay. Second, owing to the proportional relation of OLED display luminance and the driving current density, accurate current signal processing technology is one important topic we face in the design of the silicon backplane.

1.3 Major Contributions

In this thesis, two main contributions are presented for the implementation of the silicon backplane for OLED-on-Silicon microdisplay employing the active matrix addressing technology and the current driving scheme. First, an efficient pixel circuit architecture for the current driving scheme is developed. Compensation technology is introduced in the pixel circuit design. Compared with the conventional pixel circuit based on a current copier, the performance of the proposed pixel circuit is noticeably improved. Second, a current mode digital-to-analog converter (DAC) is investigated upon the current dividing operation to provide the display current data for the pixel circuit. With such circuit architecture, the chip area of the proposed current mode DAC greatly decreases in comparison with the binary-weighted current mode DAC of the same resolution.
1.4 Thesis Organization

Seven chapters constitute this thesis.

The motivations and objectives of the research work are introduced in Chapter 1.

In Chapter 2, an overview of the OLED-on-Silicon microdisplay technology is presented. The basic operation principle and the practical device structure of OLEDs are addressed. Then, we focus on features of CMOS technology for the microdisplay application. For the backplane of a microdisplay application, the comparison of CMOS technology, $\alpha$-Si technology and poly-Si technology is analyzed. Next, the basic operation of the metal oxide semiconductor (MOS) transistors is studied for the silicon backplane design of the OLED-on-Silicon microdisplay. Finally, design considerations are presented based on the features of the OLED microdisplays.

The addressing circuit of the OLED-on-Silicon is implemented in Chapter 3. Functional block diagram is presented to explain the data process of the OLED-on-Silicon microdisplay. A D type flip-flop is the key element of the addressing circuit, so the optimization of the D type flip-flop assists to improve the circuit performance. With the standard cells of the CMOS foundry, an efficient and compact circuit layout is implemented according to the design guidelines of the mixed-signal integration circuit. The simulation results of an $8 \times 8$ diagram indicate that the addressing circuit which works properly and satisfies the design objectives.

The design of the pixel circuit for the OLED-on-Silicon microdisplay is stated in Chapter 4. Both the voltage driving scheme and the current driving scheme are
used for AMOLED pixel circuit implementation. Based on the reviews of AMOLED pixel circuit, we choose the current driving scheme in our design. The designed pixel circuit with compensation technology produces the proper current to drive the OLEDs. Simulation results of the proposed pixel circuit and the conventional current driving circuit indicate the advantages of the proposed architecture.

The current mode DAC is implemented to provide the required driving current for the OLED pixel circuit. In Chapter 5, the design of the current mode DAC is presented. The design considerations are introduced by analyzing the features of current mode DACs. A current mode DAC based on the current dividing operation is proposed with smaller chip area for a microdisplay application.

The photograph and the measurement results of the prototype of the silicon backplane for a 160 × 120 OLED-on-Silicon microdisplay are presented in Chapter 6.

In Chapter 7, conclusions are drawn and recommended work for the future are described in detail.
Chapter 2

OLED-on-Silicon Microdisplay

2.1 Introduction

OLED technology was first introduced by Tang and Van Slyke of Kodak in 1987 [3] and has been studied extensively as an important flexible display technology in the recent years. OLEDs used for both large area flexible display and direct view mobile display have been studied in references [4-13].

OLED-on-Silicon microdisplays have drawn attention in recent years. They perfectly combine mature CMOS technology with a promising OLED technology. Some successful designs have been turned into commercial product [14-18]. For microdisplay applications, OLED technology is a natural choice for NTE display due to its advantages, such as fast response, high luminance, high contact ratio, thin structure, etc and low temperature processing.

2.1.1 Basic Operation of OLEDs

The basic theory of organic materials, including material classification, the physical phenomenon, device structure and applications are documented in [3] [19-26].

The conventional bottom emitting structure of small molecule OLEDs (SMOLEDs) is shown in Figure 2.1. Indium tin oxide (ITO) layer is deposited on the glass substrate as the transparent anode to allow the light to pass through the device. The metals, such as Mg or Ag, are used as the cathode. Two organic layers are inserted
into the two electrodes, and these two organic layers are the hole transporting layer (HTL) and electron transporting layer (ETL). Holes and electrons are transported by the HTL and ETL respectively.

![Diagram of OLED structure](image)

**Figure 2.1 The basic bottom emitting OLED structure**

Light emission from hole-electron recombination is the basic physical process for OLED display, indicated in Figure 2.2. When the electric field is applied to the OLED device, positive and negative carriers are injected from the electrodes and transported in the organic layers. The holes and the electrons recombine at the interface of HTL and ETL to produce light. The light is transmitted through the ITO glass as shown in Figure 2.1.
For an OLED-on-Silicon microdisplay, due to the opaque silicon substrate, the bottom emitting structure is limited. The OLED device is deposited on the opaque silicon backplane to form a top emitting architecture (Figure 2.3). For the cathode, a thin layer of metal was used to allow light transmission. The MOS transistor of the CMOS process is used as the current source or the current sink to provide the driving current for the OLED devices. The top metal layer of the CMOS process is used as the anode contact.
2.1.2 Electrical Characteristics of OLEDs

The I-V characteristics of OLED are similar to a p-n junction diode. The current-voltage characteristic of our OLED under DC operating voltage is shown in Figure 2.4.

![Figure 2.4 The I-V curve of the OLED in our research](image-url)
The I-V curve is measured with the OLED sample which is fabricated in the size of 50mm × 50mm. 70nm of NPB is used as the hole transporting layer and 70nm of Alq3 layer is the electron transporting layer. The forward bias driving voltage starts from 0V and it is noticed that there is little current. With the voltage increasing, the current increases slowly with the voltage until the voltage reaching a threshold voltage. The threshold voltage is typically a few volts. Beyond the threshold voltage, the light is produced and the current increases exponentially. A useful voltage range with relative display luminance levels is from several volts above this threshold voltage. In our design, the power supply for the OLED display is from 5V to 10V.

2.1.3 Organic Materials for Microdisplays

Mainly two organic emissive materials are used to fabricate OLEDs: small molecule materials and polymer materials. The fabrication methods of the small molecule OLEDs (SMOLEDs) and the polymer OLEDs (P-OLEDs) are extremely different and the process complexity is an important consideration in practical production manufacture. Vacuum deposition is the main technique applied for SMOLED fabrication while POLEDs are mainly deposited by spin coating or inkjet printing. The reason is the polymer materials used are soluble materials. Both materials are used to build OLED-on-Silicon microdisplays. Materials for SMOLEDs are easy to purify and prepare. The advantages of POLEDs include low manufacture cost, low operation voltage and high temperature stability. But neither spin coating nor inkjet printing is easily implemented for microdisplay manufacture. In our design, SMOLEDs are used to implement the OLED-on-
Silicon microdisplay. The main OLED device architectures and materials are listed in Table 2.1.

<table>
<thead>
<tr>
<th>Items</th>
<th>SMOLED</th>
<th>POLED</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic Device Architecture</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cathode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HTL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Anode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cathode</td>
<td></td>
<td>Low Work Function Metals or Alloys, e.g. Mg:Ag or Al</td>
</tr>
<tr>
<td>ETL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HTL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Anode</td>
<td></td>
<td>ITO</td>
</tr>
<tr>
<td>Device Examples [3][22]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Microdisplay Application Examples [14][18]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2.2 CMOS Technology for Microdisplays

CMOS technology is a generic technology which allows the designer to optimize the circuit structure for specific applications. Combined with a specific display technology, CMOS technology promotes the emergence of new microdisplay applications with the features of smaller size and lower cost. The features of CMOS-based microdisplays are: small pixel size, small display panel size, light weight, high fill factor, low power consumption, low voltage operation of CMOS electronics, low cost and high level of integration of driver circuits.

2.2.1 Comparisons of CMOS, Amorphous Silicon, and Poly-Silicon Technologies

Thin film transistor (TFT) based active matrix displays have achieved high resolution and high quality flat panel displays. The backplane circuits are designed with amorphous silicon (α-Si) and poly-silicon (poly-Si). α-Si is the most mature of the active matrix technology but it has the lowest mobility and integration capability. Poly-Si has higher mobility and greater integration potential than α-Si but poor uniformity. [27] For microdisplays, the electronic properties of α-Si are restricted, while the poor uniformity of poly-Si TFTs will lead to non-uniform display luminance in the microdisplay. A microdisplay panel with a size less than 1.5” diagonal, is possible, even preferable, using a CMOS silicon wafer as the backplane. The comparisons of these three process technologies are listed in Table 2.2.
### Table 2.2 Comparisons of α-Si, poly-Si and CMOS technologies

<table>
<thead>
<tr>
<th>Items</th>
<th>α-Si</th>
<th>poly-Si</th>
<th>CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complexity of Process</td>
<td>Simple Process</td>
<td>Complex Process</td>
<td>Mature Commercial Process</td>
</tr>
<tr>
<td>Carrier Type</td>
<td>Only Electron</td>
<td>Both Hole and Electron</td>
<td>Both Hole and Electron</td>
</tr>
<tr>
<td>Mobility of Carriers</td>
<td>Low</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td>Transistor Types</td>
<td>No p-type Available</td>
<td>Both n-type and p-type Available</td>
<td>Both n-type and p-type Available</td>
</tr>
<tr>
<td>Integration Capability</td>
<td>Low</td>
<td>Medium</td>
<td>High</td>
</tr>
<tr>
<td>Device Performance</td>
<td>Poor</td>
<td>Good</td>
<td>Good</td>
</tr>
<tr>
<td>Display Uniformity</td>
<td>Good</td>
<td>Poor</td>
<td>Good</td>
</tr>
<tr>
<td>Display Area Size</td>
<td>Medium to Large</td>
<td>Small to Large</td>
<td>Small or Tiny</td>
</tr>
</tbody>
</table>

Some features of CMOS technology are remarkable for the backplane of microdisplay. First, the planarization of the substrates is the key factor to achieve a uniform layer thickness of the optical device above. With CMOS technology, a rather flat single contact surface is well prepared on which the optical devices can be built. Another advantage is the convenience of the connection of the optical device and the integrated driving circuit because all the contact elements lie close to the surface. Second, compared with other processes, CMOS technology is considered a low power technology. The power supply voltage for CMOS components can be as low as 0.9V. Third, in CMOS process, the transistors and other active and passive devices have very tiny sizes and a high integration capability. But it is found that the best resolution of the CMOS silicon backplane tends to be 0.35μm to 0.18μm, although 65nm foundry is available nowadays. Finally, a mature semiconductor industry offers the low manufacture cost and high quality supporting services, such as advance and smart IC design software, many low cost wafer foundries and easily available wafer cutting, die packaging services and so on.
Chapter 2

2.2.2 Basic Operation of MOS Transistors

MOS transistors are the basic functional elements of CMOS technology. Analyzing an MOS transistor’ behaviors helps to specific circuit design according to the characteristics of different microdisplay technologies.

![MOS transistor diagram](image.png)

**Figure 2.5 Basic structure of the MOS transistor**

An MOS transistor is a four-terminal device: the gate (G), drain (D), source (S) and substrate bulk (B) (shown in Figure 2.5). An MOS transistor is a kind of voltage controlling current device. A current flows from the source to the drain and appears when a sufficiently large voltage is applied to the gate. In this case, the transistor is ‘ON’ and the minimum value of the gate voltage when this channel connects drain and source is called the threshold voltage. Otherwise, when no voltage is applied, the MOS transistor acts like two p-n junction diode and little current flows from the source to the drain, hence it is called the ‘OFF’ state.

The basic three operational regions of a MOS transistor are “cut-off”, “linear” and “saturation”. The drain currents in different operational regions are given with the supplied voltage on the MOS transistors. [28]
In the cut-off region, $V_{gs} \geq V_t, I_d = 0$ (2-1)

In the linear region, $V_{gs} \geq V_t, V_{ds} < V_{gs} - V_t, I_d = \frac{W}{L} \mu_{eff} C_{ox} (V_{gs} - V_t) V_{ds}$ (2-2)

In the saturation region, $V_{gs} \geq V_t, V_{ds} < V_{gs} - V_t, I_d = \frac{W}{L} \mu_{eff} C_{ox} (V_{gs} - V_t)^2$ (2-3)

Where $V_{gs}$ is the gate-source voltage, $V_{ds}$ is the drain-source voltage, $V_t$ is the threshold voltage, $I_d$ is the channel current, $W$ is the channel width, $L$ is the channel length, $\mu_{eff}$ is the carrier mobility, and $C_{ox}$ is the normalized capacitance of the gate dielectric.

For a microdisplay, the operation of MOS transistors is different based on the different display technologies. For an LCoS microdisplay technology, the transistor only works as a switch, so when the condition of the linear region is fulfilled, the circuits work properly. But for an OLED-on-silicon microdisplay, the silicon backplane circuit must provide efficient current to drive the OLED devices, so transistors working in the saturation region can be considered as a current source to provide a constant driving current to illuminate the OLEDs.

2.3 OLED-on-Silicon Microdisplay

A combination of a certain display technology and CMOS is the primary success factor of a microdisplay panel. The usage of CMOS technology permits an active matrix pixel array and driver circuit to be packaged on a small silicon backplane. Video interface circuit processes the input video data (e.g. computer video output
or television video signals) to satisfy the requirements of the specific microdisplay panel. The optical system recreates the virtual image for viewing.

The challenges of the silicon backplane design for OLED-on-Silicon microdisplay are associated with the features of the display system.

1. The light blocking function must be taken into account when a top-emitting structure is adopted. Leaking light might destroy the functional integrated circuits. Thanks to the multiple levels of metal interconnect of the modern CMOS process, this prevented by a properly designed overlapping structure of metal layers.

2. The generation of accurately designed levels of driving current will provide different levels of grayscale displays. The difference is the value of the driving current is smaller and the more levels of grayscale are required. In general, the current driving scheme is more attractive because uniform luminance can be achieved as a result of the constant driving current for this method. In this case, a current mode DAC is essential to provide accurate current data for each pixel. An efficient architecture of the pixel circuit is necessary in order to duplicate this current data to the OLED devices.

3. Current or charge sharing between the adjacent pixels must be carefully controlled. In the worst case, when a pixel is ‘ON’, the driving current is injected into the OLED devices. A part of the driving current will leak to adjacent pixels. The luminance of this ON pixel reduces and the increasing luminance of the adjacent OFF pixel is unexpected. This phenomenon is like crosstalk in passive matrix addressing.
2.4 Conclusion

In this chapter, an overview of OLED-on-Silicon microdisplay technology was presented, including the operation principle and characteristics of OLEDs devices, as well as the silicon backplane technologies related to microdisplay applications, e.g., the basic operation of MOS devices. Features of OLED-on-Silicon microdisplay technology were introduced and discussed.
3.1 Introduction

In display applications, the display data is transferred into the pixel array due to the scan manner. All the data are scanned from left to right, from top to bottom. The addressing circuits control the scan manner of the display data. According to the driving scheme, displays based on OLEDs technology are classified as passive matrix or active matrix. The important distinguishing feature of these two driving schemes is whether there is an individual active device (e.g., transistors) to control the switch behavior of each pixel. The addressing technologies for OLEDs are presented in reference [29-31].

Figure 3.1 (a) Passive matrix display (b) Active matrix display
In passive addressing, the pixel matrix is connected directly to row and column electrodes and the pixels are activated row by row. Passive addressing is mainly limited to small size displays, because no memory function is enabled to each pixel and the duty cycle must be short. However, the main advantages of the passively addressed display are low manufacture cost and the simplicity of structure.

In active matrix scheme, each pixel is attached to an active component, such as transistor or diode. The transistor works as a switch which actively maintains the pixel state while other pixels are being addressed. It also prevents crosstalk.

For passive address OLEDs, another limitation is that the OLED must be driven by large current to maintain the luminance. The reason is that the pixel voltage will decline immediately when no voltage is applied to pixels which are built without memory components. And the power dissipation is high when such a large discharge current occurs all of the time. For microdisplay applications, the passive addressing scheme is not practical because low power dissipation is a significant requirement of microdisplays.

In active addressing OLEDs, a relatively small steady current is used to drive a pixel, rather than the large current for a passive addressing scheme. Each pixel remains ‘ON’ even during the hold period. With the memory elements, a transistor in the pixel circuit maintains the driving current even when the addressing signal is removed from the pixel circuit within one refreshing period of the display data. Thus the overall power consumption is decreased and the OLED lifetime is increased when the driving current decreases with the active matrix addressing technology.
The active matrix addressing scheme offers light weight, high luminance, low power dissipation, and low cost processing. It is suitable to realize the OLED-on-Silicon microdisplay.

3.2 Active Matrix Addressing circuit for OLED-on-Silicon Microdisplay

3.2.1 Silicon Backplane Electronics

Based on studies of the designs in references [32-34], the OLED-on-Silicon microdisplay functional block diagram is proposed in Figure 3.2. The entire system is mainly divided into the addressing circuit and the pixel matrix.

![Figure 3.2 The functional block diagram of OLED-on-Silicon microdisplay](image)

Digital display data of a whole line will be transferred into the shift register by the pixel clock signal. The data shift manner starts on the rising edge of horizontal synchronization (HS) signal and the data shift from left to right for one bit on each rising edge of the pixel clock signal. The data of one entire row will be loaded into
the shift register for further processing. On the next rising edge of the HS signal, the prepared entire row data will be injected into the data latch and the data shift motion will be repeated within the shift register. The data latch will hold the data for one horizontal row period and then the input digital data will be converted into specific voltage value with the DACs in the column driver. The pixel matrix is programmed by the converted analog signals with the control of the row scan signal. The pixels of the entire row will be enabled by the row scanner at the beginning of the horizontal period and remain connecting to the column lines until the data of the next row are well prepared.

3.2.2 Addressing Scheme for OLED-on-Silicon Microdisplay

The addressing circuit is usually divided into the column part and the row part. The column circuit consists of shift register, data latch and DAC. The display data are sorted, stored in the column circuit and converted in DACs before being transferred into the pixel matrix. The row circuit mainly provides the proper signals to control the row scan manner.

The structure and the time scheme of the shift register and the data latch for 1 bit digital input are shown in Figure 3.3 and Figure 3.4. The 1 bit input data will be transferred into the shift register bit by bit under the pixel clock. The shift register works as a serial-to-parallel converter. The data of a whole row will be stored in the data latch first then under the control of the HS signal, the data are loaded to DACs for further processing.
The schematic of the row scanner is shown in Figure 3.5. The row scanner consists of D flip-flops to form a shift register clocked by the HS signal. On every rising edge of HS signal, the row select signal will shift down by one row and enable this specific row. And the whole process will be repeated from the very first D flip-flop on the rising of the vertical synchronization (VS) signal. The time scheme of the row scanner is shown in Figure 3.6.
3.3 Optimizations of the Addressing Circuit for OLED-on-Silicon Microdisplay

The addressing circuit consists of D flip-flops as the basic building block. The characteristics of the D flip-flop must be considered due to the accurate synchronization required for the display data. Usually, two kinds of D flip-flop design are used: static D flip-flop and dynamic D flip-flop. Static D flip-flop consists of static memories which can preserve the state as long as the power is “ON”. The static memories, consisting of two cross-coupled inverters (shown in Figure 3.7), have two stable states that represent logic “0” and logic “1”. When inverter \( a \) has logic “1” at output node, because of the feedback circuit topology...
inverter $b$ has definite logic “1” at input node and logic “0” at output node to prevent the input of inverter a from floating.

![Figure 3.7](a) The two cross-coupled inverters to store “1” (b) The two cross-coupled inverters to store “0”

A static D flip-flop used in this design is shown in Figure 3.8. CMOS transmission gate is used to realize the accessing motion of the D flip-flop.

![Figure 3.8](The static D flip-flop)

The clock signals of the CMOS transmission gate are complementary. When clock signal is logic “1”, both NMOS and PMOS transistors are on and the input signal will pass the gate. The signals transmitting process through the CMOS transmission gate is shown in Figure 3.9.
In this static D flip-flop design, a master-slave construction is used. For the input, the inverting latch (Figure 3.10) is preferred to control the input noise. And a robust transparent latch (Figure 3.11) is used to reduce the output noise sensitivity. The static noise is isolated from the output noise and the output node swings rail-to-rail.

Figure 3.9 (a) Transmission of logic “0” through the transmission gate (b) Transmission of logic “1” through the transmission gate

Figure 3.10 The inverting latch
Compared with the static D flip-flop, dynamic D flip-flop keeps state for only a certain time. The operation is realized by temporary charge storage in the parasitic capacitors. Dynamic D flip-flops are also based on a master-slave construction as shown in Figure 3.12.

As shown in Figure 3.12, C1 is the equivalent capacitor to represent the gate capacitance of inverter b together with the junction capacitance and the overlap gate capacitance of transmission gate T1. When clock signal is logic “0”, the logic signal $\overline{D}$ is stored in C1 of the master stage. And the slave stage is in a hold mode. Output $Q$ is in a high-impedance state. On the rising edge of clock signal, the
transmission gate T2 turns on, and the sample data on C1 will propagate to slave stage and the C2 will store the output \( Q \) for a period of time. If we want to preserve the output for a longer time, refreshing is necessary. And during the hold period of slave stage, the output \( Q \) is floating and that may cause the misjudgment of the logic level. On the other hand, the output is stored in the capacitor, so the leakage of the circuit will also distort the value of output signal.

Static D flip-flop is more suitable for microdisplay application, because in a modern process the subthreshold leakage is large enough to cause an incorrect judgment of the signal logic level. The simulation results for the static D flip-flop and the dynamic D flip-flop are shown in Figure 3.13. \( Q_1 \) is the output of the static D flip-flop while \( Q_2 \) is the output of the dynamic D flip-flop. From the simulation results, we notice the fluctuation of \( Q_2 \) when the clock signal is logic “0”. Ideally, when the clock is logic “0”, T1 turns on and T2 turns off. \( Din \) will be stored in C1 and the slave stage is in a hold mode. The output node \( Q_2 \) should be isolated from other parts of the circuit and present the previous value stored in C2. One possible reason for the fluctuation is the clock feedthrough (refer to section 4.3.3) or the leakages.
Figure 3.13 Simulation results of the static D flip-flop and the dynamic D flip-flops

Shown in Figure 3.14, when the rise and fall time of the input signal $D_{in}$ pulse is set to be 10ns, we can see that the rising edge of the Q1 is much sharper than that of Q2. So it decreases the possibility that the misjudgment of the logic level that happens at the edge of the output signal.
Figure 3.14 The rising edge of output signals of the static and the dynamic D flip-flops

3.4 Layout Considerations

From the functional block diagram, it is found that the circuit of the silicon backplane is a kind of mixed-signal circuit. The addressing circuit is mainly the digital circuit while the DAC for the column driver is mixed-signal itself, and the pixel matrix consists of mainly analog elements. Some basic rules for the layout implementation of the mixed-signal circuit should be noticed. The analog part should be protected from the noise source because the analog circuit is more sensitive to noise than the digital circuit. [36-37].
In this design, the switch frequency of the shift register or the row scanner is high, so these digital parts should be placed far from the noise sensitive analog circuit, the pixel array. As signal buffer should be used before the analog signals from the data latch are transferred to DACs (shown in Figure 3.15).

Another layout consideration is the power supply for the analog part and the digital part should be separated. There are two separate couples of power pads as analog-VDD, analog-GND, digital-VDD, and digital-GND. And the dummy pad of the SMIC process is used to separate the analog signal pads and the digital signal pads. Figure 3.16 illustrates the I/O pads placement. [38]
3.5 Simulation Results of the Addressing Circuit

An 8 × 8 block diagram of an OLED-on-Silicon microdisplay is shown in Figure 3.17. We use this block to evaluate the address circuit for the OLED-on-Silicon microdisplay because of the consideration of analysis efficiency in this case. As shown in Figure 3.18 (a), each shift register block consists of four D flip-flops in parallel to receive the 4 bit input digital data under the control of pixel clock signal. Four D flip-flops are formed as the data latch (Figure 3.18 (b)) to hold the 4 bit data from the shift register.

The simulation is run to verify the functionality of the digital circuit. Simulators use device models and a circuit netlist to predict circuit voltages and currents which indicate the circuit performance. The required inputs and the expected outputs of the addressing circuit are specified. Source components, e.g. DC voltage source or DC current source, will be used to produce the required input signals for simulation. Comparison will be implemented between the expected outcomes and the simulation results. Only when expectation and simulation match each other, the correct logical function of the addressing circuit is verified. [39]
Figure 3.17 The 8 × 8 block diagram of OLED-on-Silicon microdisplay
To inspect the working state of the column addressing circuit, continuously digital input signals are loaded into the shift registers. The waveforms of the input signal are indicated in Figure 3.19. In two horizontal line periods, 4 bit digital input signal changes from ‘1111’ to ‘0000’ in binary countdown mode.
The input data is clocked by “pixelclk” signal. The rising edge of HS signal indicates that the data of a horizontal line start to load into the column addressing circuit. Although only an 8 × 8 block diagram is used for simulation, the frequency of signal “pixelclk” is set as the same as the one used for the 160 × 120 prototype to evaluate whether the performance of the proposed circuit can fulfill the design targets. Since the frame refresh frequency equals to 60Hz, the frequency of the “pixelclk” signal is calculated by

\[ f_{\text{pixelclk}} = 60Hz \times 120 \times 160 = 1.152\,MHz \]

The parameters of input signals are listed in Table 3.1.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Frequency</th>
<th>Period</th>
<th>Duty Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pixelclk</td>
<td>1.152 MHz</td>
<td>868 ns</td>
<td>&lt; 1%</td>
</tr>
<tr>
<td>HS</td>
<td>36 KHz</td>
<td>6944 ns</td>
<td>&lt; 10%</td>
</tr>
<tr>
<td>VS</td>
<td>18 KHz</td>
<td>55.552 µs</td>
<td>&lt; 5%</td>
</tr>
<tr>
<td>Data&lt;3&gt;</td>
<td>72 KHz</td>
<td>13888 ns</td>
<td>50%</td>
</tr>
<tr>
<td>Data&lt;2&gt;</td>
<td>114 KHz</td>
<td>6944 ns</td>
<td>50%</td>
</tr>
<tr>
<td>Data&lt;1&gt;</td>
<td>288 KHz</td>
<td>3472 ns</td>
<td>50%</td>
</tr>
<tr>
<td>Data&lt;0&gt;</td>
<td>576 KHz</td>
<td>1736 ns</td>
<td>50%</td>
</tr>
</tbody>
</table>

_Cadence Virtuoso Spectre Circuit Simulator_ is employed to estimate the behavior of the circuit and _SimVision_ is used for analyzing the virtual simulation results. _Virtuoso Spectre Circuit Simulator_ is an advanced simulator that simulates analog and digital circuits supporting by device simulation models. The device models represent the behavior of transistors, resistors and other components in circuit simulation and in our design, the device models are provided by SMIC 0.35µm 3.3V/5.0V CMOS process. With component simulation models, simulation is run for functionality tests. And the Spectre simulator uses a netlist to list the components in a circuit, the modes that the components are connected to, and parameter values to support the simulation. The _SimVision_ analysis environment is
a unified graphical debug environment. The SimVision environment features advanced debug and analysis tools and innovative high-level design and visualization capabilities. The Spectre simulator can run DC, AC, transient analyses and so on. Transient analysis computes the response of a circuit as function of time. In our design, the time response of output signals is what we concern, especially for the addressing circuit, so the transient analysis is presented to show whether the circuit function is fulfilled. [40]

Figure 3.20 The column addressing circuit for 8 × 8 block diagram

The column addressing circuit for 8 × 8 block diagram is shown in Figure 3.20 and the simulation results are shown in Figure 3.21. $S_n<3:0>$, $n=8$ to 1, represents the 4-bit output of the shift registers. $DOUT_n<3:0>$, $n=8$ to 1, represents the 4-bit output of the latches. From the simulation results, we can notice the input data is shifted in the shift registers clocked by the “pixelclk” signal. At each rising edge of the “pixelclk” signal, the 4 bit input data shift forward by one stage. While only at the rising edge of the HS signal, the exact data in the shift register are loaded to the corresponding data latch.
Figure 3.21: The column addressing circuit simulation results of the 8 x 8 block diagram of OLED-on-Silicon microdisplay.
The row scan circuit of $8 \times 8$ block diagram is shown in Figure 3.22. The first D flip-flop of the row scanner has a reset bit. With an AND gate, only when both the VS signal and the HS signal are logic high, a logic “1” will reset the very first D flip-flop and be used as the input of the row scanner.

Figure 3.22 The row scan circuit of $8 \times 8$ block diagram

Figure 3.23 The row scanner circuit simulation results of the $8 \times 8$ block diagram of OLED-on-Silicon microdisplay
The row selection signals (ROW-n, n=8 to 1) are shifted from the first to the last line of one frame clocked by HS signal. The whole scan manner will be repeated at the rising edge of the next VS signal. The simulation result of the row scanner circuit is shown in Figure 3.23. We should notice that the row scanner outputs the row selection signal at the rising edge of the second HS signal. As described in the previous paragraphs, the reason is that it costs one horizontal line time for the data shifting and sorting in the shift register, so only during the period of the second line, the data loading into the pixel circuit are exactly the display data and the pixel circuits in the same row should be turned on by the exact row selection signal at the same time.

3.6 Conclusion

In this chapter, the addressing circuit for OLED-on-Silicon microdisplay is introduced. The functional blocks of the addressing circuit and the time schedule are presented to show the working principle of the display data scanning motion for OLED-on-Silicon microdisplay. The optimization of the D flip-flop is necessary because the D flip-flop is the basic element of this addressing circuit. Static logic D flip-flop is chosen due to its advantages presented in the analysis. Simulation results based on an 8 × 8 block show the addressing circuit works properly.
Chapter 4

Design of Pixel Circuit for OLED-on-Silicon Microdisplay

4.1 Introduction

Design of the pixel circuit for OLED-on-Silicon microdisplay faces the challenges that are derived from not only the electrical property but also the opto-electronic property of the OLED devices. The parasitic parameters in pixel matrix also affect the performance of the pixel circuit. In an OLED-on-Silicon microdisplay, the luminance of the OLED is proportional to the driving current density. The MOS transistor is used as the current source or the current sink to drive the OLEDs. To produce the proper driving current for the pixel circuit in the OLED-on-Silicon microdisplay, two approaches are employed: the voltage driving scheme and the current driving scheme. [2]

In a voltage driving scheme, the gate voltage of the current source transistor is controlled by the input voltage signal. The simplest possible pixel circuit using PMOS transistors is shown in Figure 4.1. The pixel circuit consists of a switch transistor (T1), a drive transistor (T2) and a storage capacitor (Cs). The switch transistor T1 controls the input data flow, and the driving transistor T2 is directly connected to the OLEDs to provide the driving current. The storage capacitor Cs is used as a memory element to record the gate voltage of T2.
The operation of the pixel circuit is divided into two parts: the programming period and the driving period. In the programming period, the input signal flows into the pixel circuit with the switch transistor T1 turning on. The gate voltage of the driving transistor T2 and the capacitor Cs will be charged to a certain designed level. A drain current is yielded according to the working state of the driving transistor. Then in the driving period, the pixel circuit is isolated from the input data source. The gate voltage of the driving transistor that is stored in the storage capacitor Cs will keep the drain current flowing until the new display data is injected into the pixel circuit.

In the current driving scheme, the input video signal from computers, televisions or other video source is converted into a current signal to drive the OLEDs. The input current data is directly injected into the pixel circuit and the pixel circuit transfers the driving current to drive the OLEDs. The current mirror is the basic element used in the design. Modifications on the architecture of the current mirror enable the high performance of the current duplication action. In our design, a current
driving scheme is implemented due to its advantages that are presented in the following paragraphs.

4.2 Reviews of AMOLEDs Driving Scheme

AMOLEDs technologies used for direct view display which employs α-Si or poly-Si have been studied for years, so reviewing such pixel circuits provides us referential experience and helps us establish the design objectives. The pixel circuit designs based on α-Si and poly-Si in references [41-58] are reviewed and typical pixel circuit design technologies based on both voltage driving scheme and current driving scheme are analyzed in the following paragraphs.

4.2.1 Voltage Driving Scheme

In the basic pixel circuit (shown in Figure 4.1), it is preferable that the working state of the driving transistor falls in the saturation region; in this case, the drain current

$$I_d = \frac{1}{2} \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} (V_{gs} - V_t)^2$$  (4-1)

is relatively stable with a certain value of the gate voltage. However, any modifications of the $V_{gs}$ of T2 will lead to different currents flowing through the OLEDs. The $V_{gs}$ varies with the input data voltage. So with different values of input data signals, the injecting current is different resulting in different luminance. Furthermore, the non-uniformity of transistor characteristics, such as the threshold voltage ($V_t$) and the mobility ($\mu$), causes non-uniformity in the luminance of the
display. Compensation circuit is carefully designed to make the output current to be independent of the parameters $V_t$, $\mu$ and etc.

![Image of the voltage compensation pixel circuit]

**Figure 4.2 The voltage compensation pixel circuit**

In the voltage compensation pixel circuit [49] (shown in Figure 4.2), there are 4 transistors and 2 capacitors. The basic principle is to use the diode-connected structure of the transistor to sample and hold the threshold voltage of the driving transistor $T_2$. The transistors $T_3$ and $T_4$ are used to memorize and reset the threshold voltage of driving transistor $T_2$. In this design, $T_3$ and $T_2$ form a diode-connected structure when $T_3$ is ‘ON’ and $T_4$ is ‘OFF’. The gate voltage of $T_2$ $V_{g,T_2} = V_{DD} - V_{t,T_2}$, due to the diode-connected structure. So the voltage across the capacitor $C_1$ is $V_{T_2}$. When $T_2$ is disconnected and $V_{data}$ is applied, the voltage of $T_2$ is

$$V_{t,T_2} = (V_{DD} - V_{data}) \frac{C_2}{C_1 + C_2} + V_{t,T_2} \quad (4-2)$$
and during the driving period, the driving current of OLED is independent of $V_{t,T2}$ of T2 and is given by

$$I_{OLED} = \frac{1}{2} \frac{W}{L} \mu_{off} C_{ox} \left[ (V_{DD} - V_{data}) \frac{C_2}{C_1 + C_2} \right]^2 \tag{4-3}.$$ 

Therefore, the driving current is independent of the threshold voltage of the driving transistor $V_{t,T2}$ in the voltage compensation pixel circuit.

### 4.2.2 Current Driving Scheme

An OLED device is a current driving device and the luminance of display is proportion to the driving current so a current driving scheme is a natural choice for the pixel circuit of an OLED-on-Silicon microdisplay.

![Figure 4.3 The pixel circuit based on the current copier](image)

A current driving pixel circuit based on the current copier circuit is presented in Figure 4.3. The working principle of such pixel circuit is to use the current copier...
to sample and hold the input current. The driving scheme of such a pixel structure is also divided into two periods: the programming period and the driving period. In the programming period, when $I_{data}$ flows in the pixel circuit, switch transistors T1 and T3 turn on and the current flows to T2. The gate voltage of T2 will be charged to a certain value $V_{g,T2}$ according to $I_{data}$. While the gate voltage $V_{g,T2}$ also is memorized by the capacitor Cs. The variation of mobility $\mu_{eff}$ and threshold voltage of T2 $V_{g,T2}$ will be compensated by the voltage stored in Cs. Then in the driving period, T4 turns on while T1 and T3 turn off, the drain current of T2 flows into the OLED to emit light. The luminance of the display depends on the gate voltage of T2 stored across Cs according to $I_{data}$. Ideally the OLED current $I_{OLED}$ should be equal to $I_{data}$ and independent of $\mu_{eff}$ and $V_{g,T2}$. However, one difficulty for such a structure is that the requirement of channel-to-channel current accuracy is very high, especially at a low level of grayscale when the $I_{data}$ is as low as several nano amperes. Also, a long programming time is observed in the case that the storage capacitor Cs is charged by such a low data current. The charge distribution is also due to parasitic parameters of the column lines connecting to each pixel circuit. With the increase of the display resolution and the image quality, the programming time will increase.

The pixel circuit based on the current mirror is shown in Figure 4.4. The current mirror is the basic element of such a pixel circuit structure. The operation principle is similar to the current copier structure. The data current $I_{data}$ will be converted to a certain value of gate voltage of T1 stored across Cs during the programming period. Then in the driving period, this driving current $I_{data}$ will be copied to the
OLED device with the current mirror pair of T1 and T2. The advantage of current mirror structure is by adjusting the $W/L$ ratio of the current mirror pair, the larger value of the data current, $I_{\text{data}}$, can be used in the programming period in order to improve the accuracy and shorten the programming time. In practice, the dimensions of T1 and T2 are design as $\left( \frac{W}{L} \right)_{T1} = k \left( \frac{W}{L} \right)_{T2}$, where $k$ is larger than 1. The data current $I_{\text{data}}$ scales down in order to provide a proper OLED current $I_{\text{OLED}}$ according to $k$.

![Diagram of the pixel circuit based on the current mirror](image)

**Figure 4.4 The pixel circuit based on the current mirror**

### 4.3 Design Considerations for Pixel Circuit of OLED-on-Silicon Microdisplay

The luminance of the OLEDs is proportion to the driving current density. The current driving scheme is the natural choice to produce an OLED display. Current signal process technologies are reviewed for the design of the pixel circuit in references [59-65].
4.3.1 PMOS Transistors for OLED-on-Silicon Microdisplay

The reason why a PMOS transistor is preferred in the pixel circuit is mainly due to the non-linear characteristic of an OLED device and the top-emitting structure of the OLED-on-Silicon microdisplay.

The conventional current driving pixel circuits using only NMOS or only PMOS transistors are shown in Figure 4.5.[13] When PMOS driving transistor T2 is directly connected to the OLED device to inject the driving current, the source of T2 connecting directly to VDD, the gate-source voltage \( V_{gs} \) is not affected by the non-linear current-voltage characteristics of the OLED device. It is much easier to control the driving current. If an NMOS transistor simply replaces the PMOS transistor, in order to precisely control the value of \( V_{gs} \), the source of the NMOS transistor should be directly connected to ground. \( V_{gs} \) is reduced when the voltage drop increases through the OLED device. The drain current of the NMOS transistor will also decrease with \( V_{gs} \) and the luminance of the OLED will reduce with the current at the same time.
On the other hand, the opaque silicon backplane leads to the top-emitting structure and the PMOS transistor is preferable. As shown in Figure 4.6, with the use of PMOS transistor, a CMOS wafer will be used as the positive terminal of the top-emitting structure and the top metal layer of CMOS wafer is used as contact for the deposition of ITO anode. Otherwise, when the NMOS transistor is used, to achieve the successful top-emitting structure, the CMOS wafer is the negative terminal of
this OLED-on-Silicon microdisplay so the ITO layer will be sputtered directly on the OLED layers. Sputter deposition is a physical vapor thin film deposition method. Sputtered atoms ejected from the source material target have a wide energy distribution, typically up to tens of electronic volts. It takes the risk of destroying the OLED device layers when these high energy atoms collide with the OLED layers. The reason why PMOS is preferred for top-emitting OLED structure is based on the consideration of the high product yield.

4.3.2 Switch Charge Feedthrough

In the pixel circuit, when MOS transistors are used as switches, the switch charge feedthrough must be taken into consideration.

\[
V_{\text{in}} \quad \Delta V \quad C_s
\]

\[
W/L_{\text{switch}}
\]

\[
\text{Figure 4.7 The switch charge feedthrough}
\]

The cause of the switch charge feedthrough is the current from the inversion layer of the MOS transistors. When the MOS transistors turn off, the charge of the inversion layer will flow into the source, the drain and the substrate. In consequence, the stored voltage of \(C_s\) changes by \(\Delta V\), creating a relative change in the output current \(\Delta I = g_m \Delta V\), where \(g_m\) is the transistor transconductance.
Chapter 4

Assuming a single n-channel transistor acting as the switch, if half of the charge $Q_s$ in the inversion layer of the switch transistor spills onto $C_s$ and since the switch is operated in the linear region, the voltage variation

$$\Delta V = \frac{1}{2} \left( \frac{Q_s}{C_s} \right) = \frac{1}{2} \left( \frac{W L C_{ox} (V_{gs} - V_I)}{C_s} \right)_{\text{switch}} (4-4).$$

The driving transistor is operated in saturation region, and the resulting change in the OLED current is

$$\Delta I = g_m \Delta V = \frac{1}{2} \left[ \mu C_{ox} W_1 (V_{gs} - V_I) \right]_{\text{driving}} \left[ \frac{W_2 L_2 C_{ox} (V_{gs} - V_I)}{C_s} \right]_{\text{switch}} (4-5).$$

Where $W_1$ and $L_1$ are the width and length of switch transistor, $W_2$ and $L_2$ are the dimensions of driving transistor.

**Figure 4.8** The CMOS switch used as the switch element

A transmission gate replaces the switch transistor as the switch component. The variation of the voltage is calculated as

$$\Delta V = \frac{C_{ox} W L}{2C} (2V_{in} - |V_{PD}| + V_{TN} - V_{DD}) (4-6).$$
If the size of the NMOS and PMOS transistors are carefully selected to make the absolute value of the threshold voltage of the PMOS transistor ($|V_{TP}|$) equal to the threshold voltage of the NMOS transistor ($V_{TN}$), the charge injection due to each transistor is complementary to each other. In addition, in the driving period, the leakage current appears. The error caused by the leakage current gives a slow change in the output port. The leakage current can be reduced when a CMOS switch pair is used because the leakage current from the NMOS and PMOS transistors are cancelled by each other.

4.3.3 Clock Feedthrough

Driving by a clock signal, a switch transistor presents two states: ON or OFF. Ideally, this clock signal should not influence the output of this switch transistor directly. But when the switch transistor just turns off under the control of the clock signal, charge redistribution happens due to the gate-drain capacitor $C_{gd}$ or the gate-source capacitor $C_{gs}$. This redistribution of charge forces the output voltage to drop. This phenomenon that the effect of the clock signal appears at the output node is called clock feedthrough.

Figure 4.9 The clock feedthrough
When the control clock signal swings from VDD to 0V, the switch transistor turns off and the output node is high impedance state. The capacitors $C_{gd}$, $C_{gs}$ and the load capacitor $C_s$ are isolated. As the gate voltage decreases, the charges associated with these two capacitors redistribute to maintain equality. The redistribution motion causes the voltage at the output node drop an amount. The output voltage change $\Delta V' = V_{DD} \frac{C_i}{C_i + C_s}$ (4-7),

where $C_i = C_{gs} + C_{gd}$ is the total overlap capacitance, $C_s$ is the capacitance of the load. Usually $C_{gd} + C_{gs} \ll C_s$, the error caused by clock feedthrough is much smaller than the one caused by switch charge injection. If the $C_s$ is large enough, usually the error caused by the clock feedthrough at the output is neglected.

4.3.4 Time Response of the Storage Elements

The basic working principle of pixel circuit is to control the working state of the driving transistor. Usually, voltage mode or current mode display data are applied to the pixel circuit during the programming period, and correspondingly, a properly designed gate voltage is generated to the driving transistor in saturation region. A storage capacitor is necessary to remember this gate voltage in order to keep the current flowing during the driving period. Evaluating the time response of the capacitor helps to analyze the performance of the pixel circuit. Basic elements (shown in Figure 4.10) are used to indicate the charge and discharge at the storage capacitor of the pixel circuit for the OLED-on-Silicon microdisplay. As discussed, a PMOS transistor is preferred to use as the driving transistor in the pixel circuit. The capacitor $C_s$ is used to store the gate voltage of this transistor.
A current pulse with pulse width of 50ns is injected into the circuit. The capacitance of Cs and the W/L ratio of the driving transistor will affect the drain current, as well as the gate voltage stored in capacitor.

Figure 4.11 The drain current $I_d$ with the different capacitances of $C_s$
Chapter 4

Figure 4.12 The gate voltage $V_g$ with the different capacitances of $C_s$

In Figure 4.11 and Figure 4.12, the simulation results show that a large capacitance needs a long response time. If a fast response is crucial, small capacitance is preferable. But large capacitance is helpful to sustain the gate voltage in the driving period. A tradeoff must be considered in the design.

Then, constant capacitance is used and only the $W/L$ ratio of the driving transistor is changed to observe the circuit performance. The simulation results are presented in Figure 4.13 and Figure 4.14. For a microdisplay application, the variation of the $W/L$ ratio is in a narrow range. In this case the drain current $I_d$ is not affected greatly but the gate voltage will increase when enlarging the $W/L$ ratio. The $W/L$ ratio should be properly design to offer the appropriate gate voltage.
Chapter 4

Figure 4.13 The drain current $I_d$ with the different $W/L$ ratios

Figure 4.14 The gate voltage $V_g$ with the different $W/L$ ratios
Besides the $W/L$ ratio, the transistor size is also considered. Comparisons are shown in Figure 4.15 and Figure 4.16. Increasing the physical dimension of transistors, the gate voltage will also increase but the drain currents are almost the same. So it will take a longer time to lock the stable working state of the large size driving transistor.

![Figure 4.15 The drain current $I_d$ with the different transistor size](image)

$C_s = 89 \, \text{fF}$
Simulation results with this basic circuit indicate that the response time of the storage capacitor depends on the capacitance of the storage capacitor as well as the transistor size. The dimension of the storage capacitor and the driving transistor should be selected carefully if the time sequence requirement is strict.

The switch time of OLED device is fast, usually in the nano second range, so the lower limit of the time response is dependent on the RC constant of the pixel circuit, or particularly, the charge time of the storage capacitor. According to the simulation results above, we find the charging time for the capacitor used is around tens of nano seconds. It matches the switch time of the OLED device, so the lower limit of the time response can be satisfied with the capacitor provided by the foundry used in our design.
4.4 Implementation of the Proposed Pixel Circuit

From the analysis, we find that the main challenge of the pixel circuit design is to provide a stable driving current for the OLEDs especially when this current is extremely small for the lower level grey scale display, which is in the range of nano amperes. Compensation is a common strategy used to maintain a stable working state of the pixel circuit.

In the proposed pixel circuit, T2 and T3 are used to maintain the gate voltage of driving transistor T1 when distortion happens during the driving period.

![Diagram of the proposed pixel circuit for OLED-on-Silicon microdisplay](image)

**Figure 4.17 The proposed pixel circuit for OLED-on-Silicon microdisplay**

When the SW signal is valid and the display data current flows into the pixel circuit, the gate voltage of T1 is charged appropriately to a certain value to produce the current $I_{T1}$ which is equal to the input data current $I_{data}$. At the same time, both storage capacitors C1 and C2 are charged and due to the current mirror structure, $I_{T1} = I_{T2} = I_{T3}$. This is the programming period of the pixel circuit operation.
Then in the driving period, when the current source is removed, due to the switch feedthrough, or the leakage current, the stored gate voltage of T1 is distorted. The protection of the gate voltage is implemented by the branch circuit consisting of T2 and T3.

In the driving period, the variation of the voltage at point A is given by

$$\Delta V_A = \frac{\Delta I_{T2}}{g_{m2}} = \frac{\Delta I_{T1}}{g_{m1}} \quad (4-8),$$

where $g_m = \mu C_{ox} \frac{W}{L} \left| \frac{V_{gs}}{} - V_t \right|$ is the transconductance in the saturation region.

Due to the current flow, the drain current of T3 also varies by $\Delta I_{T3} = \Delta I_{T2} = \Delta I_{T1}$.

So the gate voltage of T3 also changes by $\Delta V_B$ which is calculated by

$$\Delta V_B = \frac{\Delta I_{T3}}{g_{m3}} = \frac{\Delta I_{T2}}{g_{m2}} = \frac{\Delta I_{T1}}{g_{m1}} \quad (4-9).$$

The variation of the gate voltage causes the discharge of the storage capacitor C2 and the discharge current $I' = \Delta V_B C_2$. The discharge current flows into the point C to compensate $I_{T1}$, the drain current of T1. If we can ensure $I' = \Delta I_{T1}$, the driving current can be perfectly compensated. With carefully designed components’ parameters, the relationship of $I' = \Delta I_{T1}$ can be fulfilled and the performance of the pixel circuit improves greatly.

Due to the chip area limitation for the OLED-on-Silicon microdisplay, the size of the component is expected to be smaller so the selection of the parameters is
limited in a narrow range. The parameters used for simulation are listed in Table 4.1 and the simulation results are shown in Figure 4.18.

<table>
<thead>
<tr>
<th>Table 4.1 Components parameters of the proposed pixel circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>W(T1, T2, T3)</td>
</tr>
<tr>
<td>L (T1, T2, T3)</td>
</tr>
<tr>
<td>C1</td>
</tr>
<tr>
<td>C2</td>
</tr>
<tr>
<td>VDD</td>
</tr>
<tr>
<td>$I_{data}$</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

Figure 4.18 Simulation results of the proposed pixel circuit
Shown in Figure 4.18, we can find that when the pixel circuit stays on, the pixel driving current varies following the variation of the input data current. When the pixel circuit is off, the pixel current keeps the same level because the storage capacitor assists to sustain the same gate voltage of the transistors.

The simulation results of the proposed pixel circuit are also listed in Table 4.2.

<table>
<thead>
<tr>
<th>No.</th>
<th>$I_{\text{data}}$ (nA)</th>
<th>$I_{d,T1}$ (nA) (Absolute Value)</th>
<th>$I_{d,T2}$ (nA) (Absolute Value)</th>
<th>$I_{d,T3}$ (nA) (Absolute Value)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2500.00</td>
<td>2567.9697</td>
<td>2351.2746</td>
<td>2351.2722</td>
</tr>
<tr>
<td>2</td>
<td>2343.75</td>
<td>2412.0466</td>
<td>2207.2143</td>
<td>2207.2119</td>
</tr>
<tr>
<td>3</td>
<td>2187.50</td>
<td>2256.1331</td>
<td>2063.1763</td>
<td>2063.1739</td>
</tr>
<tr>
<td>4</td>
<td>2031.25</td>
<td>2100.2300</td>
<td>1919.1658</td>
<td>1919.1633</td>
</tr>
<tr>
<td>5</td>
<td>1875.00</td>
<td>1944.3385</td>
<td>1775.1891</td>
<td>1775.1866</td>
</tr>
<tr>
<td>6</td>
<td>1718.75</td>
<td>1788.4601</td>
<td>1631.2549</td>
<td>1631.2524</td>
</tr>
<tr>
<td>7</td>
<td>1562.50</td>
<td>1632.5965</td>
<td>1487.3750</td>
<td>1487.3725</td>
</tr>
<tr>
<td>8</td>
<td>1406.25</td>
<td>1476.7497</td>
<td>1343.5652</td>
<td>1343.5626</td>
</tr>
<tr>
<td>9</td>
<td>1250.00</td>
<td>1320.9226</td>
<td>1199.8477</td>
<td>1199.8451</td>
</tr>
<tr>
<td>10</td>
<td>1093.75</td>
<td>1165.1188</td>
<td>1056.2540</td>
<td>1056.2514</td>
</tr>
<tr>
<td>11</td>
<td>937.50</td>
<td>1009.3433</td>
<td>912.8302</td>
<td>912.8302</td>
</tr>
<tr>
<td>12</td>
<td>781.25</td>
<td>853.60375</td>
<td>769.6449</td>
<td>769.6422</td>
</tr>
<tr>
<td>13</td>
<td>625.00</td>
<td>697.91155</td>
<td>626.8054</td>
<td>626.8026</td>
</tr>
<tr>
<td>14</td>
<td>468.75</td>
<td>542.28652</td>
<td>484.4862</td>
<td>484.4834</td>
</tr>
<tr>
<td>15</td>
<td>312.50</td>
<td>386.76745</td>
<td>342.9945</td>
<td>342.9916</td>
</tr>
<tr>
<td>16</td>
<td>156.25</td>
<td>231.45082</td>
<td>202.9417</td>
<td>202.9387</td>
</tr>
<tr>
<td>17</td>
<td>156.25</td>
<td>216.38265</td>
<td>155.0537</td>
<td>155.0523</td>
</tr>
</tbody>
</table>

Current duplication can also be achieved with the current copier circuit. Comparison is implemented between the proposed pixel circuit and the current copier (shown in Figure 4.18). Table 4.3 lists the parameters of the current copier.

<table>
<thead>
<tr>
<th>Component</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>W (T1)</td>
<td>4 μm</td>
<td></td>
</tr>
<tr>
<td>L (T1)</td>
<td>2 μm</td>
<td></td>
</tr>
<tr>
<td>C1</td>
<td>22.5 fF</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>5V</td>
<td></td>
</tr>
<tr>
<td>$I_{\text{data}}$</td>
<td>2500 nA ~ 156.25 nA</td>
<td>16 steps and 1 step = 156.25 nA</td>
</tr>
</tbody>
</table>
The simulation results of the current copier are listed in Table 4.4.

Table 4.4 Ideal value and the simulation results of both the proposed pixel circuit and the current copier

<table>
<thead>
<tr>
<th>No.</th>
<th>$I_{data}$ (nA)</th>
<th>$I_{d,T1}$ (nA) (Absolute Value)</th>
<th>$I_{current\ copier}$ (nA) (Absolute Value)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2500.00</td>
<td>2567.9697</td>
<td>2317.2793</td>
</tr>
<tr>
<td>2</td>
<td>2343.75</td>
<td>2412.0466</td>
<td>2171.5318</td>
</tr>
<tr>
<td>3</td>
<td>2187.50</td>
<td>2256.1331</td>
<td>2025.9010</td>
</tr>
<tr>
<td>4</td>
<td>2031.25</td>
<td>2100.23</td>
<td>1880.3880</td>
</tr>
<tr>
<td>5</td>
<td>1875.00</td>
<td>1944.3385</td>
<td>1734.9943</td>
</tr>
<tr>
<td>6</td>
<td>1718.75</td>
<td>1788.4601</td>
<td>1589.7207</td>
</tr>
<tr>
<td>7</td>
<td>1562.50</td>
<td>1632.5965</td>
<td>1444.5685</td>
</tr>
<tr>
<td>8</td>
<td>1406.25</td>
<td>1476.7497</td>
<td>1299.5389</td>
</tr>
<tr>
<td>9</td>
<td>1250.00</td>
<td>1320.9226</td>
<td>1154.6332</td>
</tr>
<tr>
<td>10</td>
<td>1093.75</td>
<td>1165.1188</td>
<td>1009.8526</td>
</tr>
<tr>
<td>11</td>
<td>937.50</td>
<td>1009.3433</td>
<td>865.1983</td>
</tr>
<tr>
<td>12</td>
<td>781.25</td>
<td>853.6038</td>
<td>7206.717</td>
</tr>
<tr>
<td>13</td>
<td>625.00</td>
<td>697.9116</td>
<td>576.2741</td>
</tr>
<tr>
<td>14</td>
<td>468.75</td>
<td>542.2865</td>
<td>432.0067</td>
</tr>
<tr>
<td>15</td>
<td>312.50</td>
<td>386.7675</td>
<td>287.8710</td>
</tr>
<tr>
<td>16</td>
<td>156.25</td>
<td>231.4508</td>
<td>143.8683</td>
</tr>
<tr>
<td>17</td>
<td>156.25</td>
<td>216.3827</td>
<td>141.7829</td>
</tr>
</tbody>
</table>

The differences between the actual output pixel currents and the ideal values $\Delta I_k = I_k - I_{\text{ideal},k}$ are indicated in Figure 4.20. We can point out that the output current variation of the proposed pixel current is much more crucial than that of the current copier. We should notice that the output current of the current copier
copier is smaller than the input data current. The possible reasons lie in the switch feedthrough, clock feedthrough and leakage current as mentioned. With the compensation circuit, the output current of the proposed pixel circuit is efficiently compensated and the match of the input and output current is improved to provide a more accurate driving current for the OLED devices.

![Graph showing comparisons of proposed pixel circuit and current copier](image)

**Figure 4.20** Comparisons of the proposed pixel circuit and the current copier

### 4.5 Layout Considerations

A current mirror is the basic element of the pixel circuit for a OLED-on-Silicon microdisplay. The match of the transistor pair is crucial to the performance of the pixel circuit. In the layout design, the transistor pair should be put as close as possible in order to reduce the mismatch caused by process variations of transistor width, length and doping concentration.
A capacitor is used to memorize the gate voltage of driving transistor for the driving period in this case; the value of the capacitor should not be too small. However, when the chip area is also concerned, a smaller size capacitor is preferred. In the CMOS process, metal-insulator-metal (MIM) and poly-insulator-poly (PIP) capacitors are commonly used. A PIP capacitor has larger capacitance per unit so it is suitable for the microdisplay application when the small chip area is a concern. [65]

![Figure 4.21 Different types of CMOS capacitors](image)

But a PIP capacitor needs an additional poly layer and the manufacture cost increases. Another solution is to use the gate capacitor of an MOS transistor, which has a very thin dielectric layer for maximizing the capacitance.

![Figure 4.22 The gate capacitor of the MOS transistor](image)
4.6 Conclusion

In this chapter, the working principle of the pixel circuit for the OLED-on-Silicon microdisplay is introduced. A voltage driving scheme and a current driving scheme are both reviewed. The luminance of the OLED is proportion to the current density, so the current driving scheme is our natural choice. Design considerations of the pixel circuit are discussed, like switch feedthrough, clock feedthrough and the transistor type. A pixel circuit based on the current driving scheme is proposed. Driving current compensation is implemented. Layout for the pixel circuit is carefully accomplished.
5.1 Introduction

A digital to analog converter (DAC) is used to transfer the digital signal of the discrete time domain to the analog signal used in the continuous time domain. It plays the important role in the mixed-signal circuit. DACs typically can be classified as the voltage mode or the current mode according to the output signal type. Commonly DACs are mainly formed by digital logic circuitry, switch network, reference circuits and analog active elements. A typical voltage mode DAC is shown in Figure 5.1. [66]

\[ V_{out} = K V_{ref} D_k \]

\[ D_k = D_{N-1}D_{N-2}D_N \]

**Figure 5.1 The basic voltage mode DAC**

For an N-bit DAC, the digital input \( D_k \) is defined as
\[ D_k = D_0 2^0 + D_1 2^1 + K + D_{N-1} 2^{(N-1)} \] (5-1)

Where each bit \( D_i \) is either ‘1’ or ‘0’, and \( D_{N-1} \) is the most significant bit (MSB) and \( D_0 \) is the least significant bit (LSB). And the LSB unit is defined as \( 1\text{LSB} = 1/2^N \).

The analog output signal \( V_{out} \) is related to the digital signal \( D_k \) using an analog reference voltage \( V_{ref} \). The output voltage is calculated as

\[
V_{out} = KV_{ref} \left( D_0 2^0 + D_1 2^1 + \Lambda + D_{N-1} 2^{(N-1)} \right) = KV_{ref} D_k \] (5-2)

where \( K \) is a constant.

Another widely used DAC type is the current mode DAC. Advantages of current mode DACs lie in their high-current driving ability, high speed, high resolution and small circuit area. For an OLED-on-Silicon microdisplay, a DAC is used to convert the input digital video signal into analog current display data for the pixel circuit. A current mode DAC is easily to be integrated and is very suited for OLED driving. The basic structure of a binary-weighted current-steering DAC is shown in Figure 5.2.
As shown in Figure 5.2, the output current is defined as
\[ I_{out} = \sum_{k=0}^{N-1} D_k I_k \] (5-3),

where \( D_k \) is the input digital code which can be either binary weighted code or thermometer code (refer to section 5.3.2).

Based on the reviews of references [64, 66-77], the characteristics and the circuit architectures of the DACs are summarized. With the analysis of the previous work, our DAC design are exploited and implemented.

5.2 The Characteristics of the DACs

Resolution

The resolution of a DAC is defined as the number of distinct analog levels corresponding to the different input digital words. So N-bit resolution implies that the DAC can resolve \( 2^N \) distinct analog levels.

Differential non-linearity (DNL) and Integral non-linearity (INL)
Differential non-linearity (DNL) and integral non-linearity (INL) are the most important indicators of a DAC’s static performance. DNL and INL are illustrated in Figure 5.3. The black dotted line indicates the ideal output curve of the DAC while the blue solid line presents the actual output of the DAC.

DNL is defined as the variation in analog step sizes away from 1 LSB,

\[ DNL = Y'_{k+1} - Y'_k - LSB \] (5-4)

where \( Y'_k \) is the actual analog output value.

INL is defined as the deviation from the ideal line

\[ INL = \frac{Y'_k - Y_k}{LSB} \] (5-5),

where \( Y'_k \) is the actual analog output value and \( Y_k \) is the ideal analog output value.
An ideal DAC has a uniform step size and shows a linear characteristic of the data transfer function. But a real DAC will have variance in step size and a curvature to its transfer function. DNL and INL indicate how close the performance of the real DAC is to that of an ideal DAC.

**Monotonicity**

Monotonicity is an important characteristic of the static transfer function of DAC. A monotonic DAC is defined by the condition that the output always increases as the input increases; otherwise, it decreases as the input decreases. That means the variation of the DAC’s transfer response of two adjacent stages is either positive or negative all of the time.

**Offset and Gain error**
Figure 5.4 (a) The offset error (b) The gain error of DAC

The offset error $E_{off}$ is defined to be the output that occurs for the input code that should produce zero output.
The gain error is defined as the difference at the full-scale value between the ideal and actual curve when the offset error has been reduced to zero. The gain error indicates the error of the actual output and it can be linear or non-linear.

The actual output with a linear gain and offset error can be expressed as

\[ Y' = E_{gain}Y + offset \] (5-7),

where \( E_{gain} \) is the gain error

While the actual output with a non-linear gain error is

\[ Y'_a = \sum_{k=1}^{N-1} E_{gain,k}Y_{a,k} + offset \] (5-8)

**Dynamic range**

The dynamic range of DAC is specified as the ratio of the root mean square (\( rms \)) value of the maximum amplitude input sinusoidal signal to the \( rms \) output noise plus the distortion measured when the same sinusoid is present at the output. The dynamic range can be expressed as \( 2^N \).

**Glitch**

Glitches are caused by the switch time difference during switching input signal bits. If glitches happen when the digital input 0111 1111 changes to 1000 0000, it is possible that the output current temporarily falls to zero in which case the LSBs
turn off slightly before the MSB. Contrarily, the output will temporarily increase to the maximum value.

5.3 Architectures of Current Mode DACs

5.3.1 Binary-weighted Current Mode DACs

The binary-weighted architecture is mentioned in the previous paragraphs. A typical binary-weighted current mode DAC is shown in Figure 5.5. In this binary-weighted current mode DAC, the dimensions of the current sources are one, two, four and eight, the power of 2 times of the reference current source. The current sources are controlled by the digital input bits. Small chip area and high speed can be achieved by this architecture. Glitch is the main disadvantage of such structure. It is also sensitive to device mismatch.

5.3.2 Thermometer-code Current Mode DACs

Glitches are minimized in the thermometer-code current mode DACs. Thermometer-code is different from binary code. The thermometer code is
numerical based system and it works similarly to a thermometer. In thermometer code, there is one digital level for each possible output code, e.g. 8 levels for 3 bit, and for a given analog input at all digital levels below the input value are ‘1’ and all above are ‘0’. It has $2^N - 1$ digital inputs to represent $2^N$ different values so it has the advantage of low DNL, good monotonicity and less glitches. The conversion of the thermometer code and 3 bit binary code is shown in Table 5.1

<table>
<thead>
<tr>
<th>Decimal Code</th>
<th>Binary Code</th>
<th>Thermometer Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>B1 B2 B3 D1 D2 D3 D4 D5 D6 D7</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0 0 0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0 0 1 0 0 0 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0 1 0 0 0 0 0 0 0 1 1</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0 1 1 0 0 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1 0 0 0 0 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>1 0 1 0 0 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>1 1 0 0 1 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>1 1 1 1 1 1 1 1 1 1 1</td>
<td></td>
</tr>
</tbody>
</table>

In the thermometer code current mode DACs, the current source matrix consisting of the same size current cell is addressed by the row and column decoders. The graded matching error of the binary weighted current sources is minimized. The output changes only 1 LSB at a time so the glitches are greatly reduced. The basic structure of the thermometer code current mode DAC and the basic current cell are shown in Figure 5.6(a) and 5.6(b) respectively.
One disadvantage is a full thermometer code current mode DAC will consume a large amount of chip area. It is challenging to use full thermometer code to represent all bits of high resolution data conversion. The number of switches and the complexity of the circuit grow exponentially with increasing resolution. For microdisplay application, with the strict requirement of the small chip area, the thermometer code current mode DAC loses its competitiveness.

5.3.3 Segmented Current Mode DACs

Segmented current mode DACs (shown in Figure 5.7) provide the most popular solution for good linearity and minimum glitches. In this approach, the MSBs are usually realized by thermometer coding and the LSBs are formed by binary weighted current sources. The thermometer code current mode DAC architecture ensures the monotonicity and reduced glitch noise. And the usage of binary-weighted current mode DACs architecture optimizes the chip area.
But for a microdisplay, the chip area consumption of segmented current mode DACs is still too large and with increasing resolution, the number of DAC cells increases greatly. In this case, optimized current mode DAC architecture needs to play a delicate tradeoff with the chip area and the circuit complexity, and the circuit performance.

5.4 Implementation of the Proposed Current Mode DACs

A current mode DAC based on the current dividing operation is employed in order to optimize the chip area. For OLED-on-Silicon microdisplay, very tight area constraint is on the current mode DAC for each column drivers, especially with the increase of the pixel density for the microdisplay with high resolution.

The architecture of the 4-bit proposed current mode DAC is illuminated in Figure 5.8. The current mirror is used to divide the current $I_{ref}$ into two equal current flows. The current mirror can be used as a kind of the current divider. If the
The main advantage of such cascade architecture is the less chip area used in the design. Comparison is demonstrated between the 4-bit binary-weighted current mode DAC (shown in Figure 5.9 (a)) and the 4-bit proposed current mode DAC.
Chapter 5

using common current mirror (shown in Figure 5.9 (b)). The chip area of the unit current mirror pair is assumed as $S_0$. The total chip area of 4-bit binary-weighted current mode DAC is $15S_0$ while the proposed current DAC is $10S_0$. For this design, the chip area is reduced by 30%.

![Figure 5.9](image)

**Figure 5.9** (a) The chip area of 4-bit binary-weighted current mode DAC (b) The chip area of 4-bit proposed current mode DAC using common current mirror

With increasing resolution, the chip area of the proposed architecture is much less than that of the binary-weighted structure. In Table 5.2, the comparison results are listed.
Table 5.2 The chip areas of the binary-weighted current mode DAC and the proposed current mode DAC using common current mirror

<table>
<thead>
<tr>
<th>Resolution (N bit)</th>
<th>Chip area of the binary-weighted current mode DAC (in unit area $S_0$)</th>
<th>Chip area of the proposed current mode DAC using common current mirror (in unit area $S_0$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>15</td>
<td>10</td>
</tr>
<tr>
<td>8</td>
<td>255</td>
<td>18</td>
</tr>
<tr>
<td>10</td>
<td>511</td>
<td>22</td>
</tr>
<tr>
<td>12</td>
<td>3580</td>
<td>26</td>
</tr>
</tbody>
</table>

Figure 5.10 (a) The basic current mirror pair (b) The cascode current mirror

In practice, the channel length modulation $\lambda$ should be taken into consideration and high accuracy of the current mirror pair is required. In the basic current mirror pair (as shown in Figure 5.10(a)), if the channel length modulation $\lambda_1$ and $\lambda_2$ are not close to zero, the current ratio is

$$\frac{I_{d,T2}}{I_{d,T1}} = \frac{W_2/L_2 \cdot \lambda_2}{W_1/L_1 \cdot \lambda_1} \quad (5-9).$$

Since $\lambda \propto V_{ds}$, the output current also depends on the drain to source voltage $V_{ds}$.

The variation of $V_{ds}$ will introduce a difference between $I_{d,T1}$ and $I_{d,T2}$. To reduce the channel length modulation effect, one direct way is to increase the channel length $L$. But the large channel length will increase the size of the circuit chip area.
as well as the parasitic parameters. One solution is to modify the basic current mirror pair. The cascode current mirror structure used for this DAC is shown in Figure 5.10(b). By using additional transistors T3 and T4, the cascode current mirror is formed. Because T1 and T3 are diode-connected transistors, the gate voltage of T4 is $V_{g,T4} = 2V_{eff} + V_t$, where $V_{eff} = V_{gs} - V_t$, and $V_t$ is the threshold voltage and the source voltage of T4 is $V_{s,T4} = V_{eff} + V_t$. In this case, the drain-source voltage of T4 equals $V_{ds,T4} = V_{gs,T4} - V_t = V_{eff}$, so T4 remains in the saturation region. At the same time, the output resistance

$$r_o = r_4(1 + g_{m,T4}r_2) + r_2 \approx g_{m,T4}r_4^2$$ (5-10),

assuming $r_4 = r_2$. The output resistance of the current mirror pair increases by 10-100 times to improve the circuit performance.

With the cascode current mirror pair for our design, the proposed 4-bit current mode DAC is redesigned as shown in Figure 5.11. Each output branch includes a cascode current mirror pair. At the same time, the MOS switch pair is used to control the output current flow. The digital logic signal ($D_i$) and the complementary logic signal ($\overline{D_i}$) are used to control the switch manner.
Figure 5.11 The 4-bit proposed current mode DAC using cascode current mirror

With a cascode current mirror, the chip area of the proposed 4 bit current mode DAC increases but for high resolution, the chip area of the proposed structure is still much smaller than the binary-weighted current mode DAC. Table 5.3 shows the comparison results.
Chapter 5

Table 5.3 The chip areas of the binary-weighted current mode DAC and the proposed current mode DAC using cascode current mirror

<table>
<thead>
<tr>
<th>Resolution (n bit)</th>
<th>Chip area of the binary-weighted current mode DAC (in unit area $S_0$)</th>
<th>Chip area of the proposed current mode DAC using cascode current mirror (in unit area $S_0$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>6</td>
<td>63</td>
<td>20</td>
</tr>
<tr>
<td>8</td>
<td>255</td>
<td>25</td>
</tr>
<tr>
<td>10</td>
<td>511</td>
<td>30</td>
</tr>
</tbody>
</table>

Another consideration of the current mode DAC is the voltage range. Similar to the analysis for the cascode current mirror pair, assuming all the transistors fall in the saturation region, the output voltage of the cascode current mirror network in our design is

$$V_i = V_{ds,T2} + V_{ds,T3} + V_{ds,T8} + V_{ds,T11} + V_{ox,T13}$$

$$= \sqrt{\frac{I_{ref}}{\mu C_{ox}(W/L)_{T2}}} + \sqrt{\frac{I_{ref}/2}{\mu C_{ox}(W/L)_{T3}}} + \sqrt{\frac{I_{ref}/4}{\mu C_{ox}(W/L)_{T8}}} + \sqrt{\frac{I_{ref}/8}{\mu C_{ox}(W/L)_{T11}}} + \sqrt{\frac{I_{ref}/16}{\mu C_{ox}(W/L)_{T13}}}$$  \hspace{1cm} (5-11)

If the $(W/L)_{NMOS}$ ratios of all the NMOS transistors are the same, the output voltage $V_i$ is given by

$$V_i = 1 - \left(\frac{1}{\sqrt{2}}\right)^5 \sqrt{\frac{I_{ref}}{\mu C_{ox}(W/L)_{T1}}} \approx 2.811 \sqrt{\frac{I_{ref}}{\mu C_{ox}(W/L)_{T1}}}$$  \hspace{1cm} (5-12)

If we have $I_{ref} = 2.5uA$, $(W/L)_{T1} = lum/lum$ and according to the process used in our design, $\mu C_{ox} = 7 \times 10^{-5}$, the output voltage $V_{out} = 0.5312V = 531.2mV$, It is much less than the supply voltage.

On the other hand, when the output current reaches the maximum, $I_{out} = I_{ref}$ the voltage across the output PMOS pair is
Chapter 5

\[ V_{PMOS} = \sqrt{\frac{2I_{ref}}{\mu_p C_{OX}(W/L)_{T15}}} \] (5-13)

If we have \( I_{ref} = 2.5\mu A \), \((W/L)_{T15} = 3\mu m/\mu m\) and according to the process \( \mu_p C_{OX} = 2 \times 10^{-5} \), the voltage drop \( V_{PMOS} = 0.2887V = 288.7mV \)

So the maximum supply voltage for the cascode current mirror network is

\[ V_2 = V_{DD} - V_{PMOS} = 4.7113V , \text{ where } V_{DD} = 5V \]

\( V_2 > V_1 \), in this case, with careful design, we can satisfy the requirement of the voltage to make sure all the transistors in the cascode current mirror network work in the saturation region.

In the DAC circuit, bias reference is important because the transistors fall into the proper operation region when carefully designed bias voltage is applied. In the current mode DAC circuit design, bias voltage is derived from the power source using the MOS transistors. The basic bias circuit using MOS transistors can be designed as shown in Figure 5.12(a).
Chapter 5

Figure 5.12 (a) The basic structure of the bias circuit using MOS transistors (b) The proposed bias circuit

Since $I_{D,NMOS} = I_{D,PMOS}$, we have

$$
\frac{1}{2} \mu_n C_{OX} \left( \frac{W}{L} \right)_n (V_{bias} - V_{TN})^2 = \frac{1}{2} \mu_p C_{OX} \left( \frac{W}{L} \right)_p (V_{DD} - V_{TP})^2 \quad (5-14)
$$

The bias voltage is given by

$$
V_{bias} = \frac{V_{DD} - V_{TP} + V_TN}{1 + \left( \frac{\mu_n C_{OX} (W/L)_n}{\mu_p C_{OX} (W/L)_p} \right)} \quad (5-15)
$$
With carefully designed $W/L$ ratio, we can derive the bias voltage from the MOS only voltage divider.

If the bias voltage and the power supply voltage are known, the dimension of the transistors is calculated as

$$\frac{\mu_n C_{OX}(W/L)_n}{\mu_p C_{OX}(W/L)_p} = \left(\frac{V_{DD} - V_{bias} - V_{TP}}{V_{bias} - V_{TN}}\right)^2$$  \hspace{1cm} (5-16)

Moreover, by computing the partial derivatives of $V_{bias}$ with respect to $V_{DD}$, the sensitivity of $V_{bias}$ related to $V_{DD}$ is given by

$$S_{V_{bias}} = \frac{V_{DD}}{V_{DD} - V_{TP} + V_{TN}} \frac{\mu_n C_{OX}(W/L)_n}{\mu_p C_{OX}(W/L)_p}$$  \hspace{1cm} (5-17)

The MOS only bias voltage generator is sensitive to the power supply voltage, so a stable power supply is critical in the bias circuit design.

In order to generate suitable bias voltages for the proposed current mode DAC, a cascaded architecture for the bias circuit is shown in Figure 5.12(b). The bias voltage for the Nth-stage is

$$V_{bias,n} = \sqrt{\frac{2I_D}{\mu_n C_{OX}(W/L)_n}} + V_{bias,n-1}$$  \hspace{1cm} (5-18).

By simply changing the dimension of MOS transistors, we can vary the bias voltage to fit for the requirement. In the cascode current mirror network in the proposed current mode DAC, the output current of each stage is decreased from
the bottom to top. So in the proposed bias circuit (shown in Figure 5.12(b)), from the bottom to top, the device area of each stage is increased in order to provide suitable bias voltage to keep the MOS transistors working in the saturation region. The bias current $I_{bias}$ is set equal to the reference current $I_{ref}$ of the current mode DAC. Table 5.4 shows the scaling of the transistor dimensions used in the proposed bias circuit.

Table 5.4 The transistors dimension scaling of the proposed bias circuit

<table>
<thead>
<tr>
<th>$T_1$ $(W/L)_{T1}$</th>
<th>$T_2$ $(2(W/L)_{T1})$</th>
<th>$T_3$ $(4(W/L)_{T1})$</th>
<th>$T_4$ $(8(W/L)_{T1})$</th>
<th>$T_5$ $(16(W/L)_{T1})$</th>
<th>$T_6$ $(32(W/L)_{T1})$</th>
</tr>
</thead>
</table>

5.5 Layout Considerations

In the integrated circuit design, careful design of the layout can help to minimize the negative effect of device mismatch. For a basic current mirror, the process errors can cause the mirrored current to be significantly different from the reference current. Gate-oxide thickness, lateral diffusion, oxide encroachment and oxide charge density, etc will affect the performance of the current mirror. Layout methods can be used to reduce the effect of the parameter variations.

Figure 5.13 Contacts issue in the layout design for the current mirror
First, enlarge the channel length can reduce the channel length modulation $\lambda$. But large device results in larger parasitics. To reduce the diffusion resistance, more contact can be added along the width of both source and drain. More contacts give lower resistance, large current capability (as shown in Figure 5.14).

For a current mirror pair, to improve device matching, the two transistors are oriented in the same direction and the MOS transistors are also split into parallel devices, as illustrated in Figure 5.14 (a) or Figure 5.14(b).

![Figure 5.14](image-url)  
**Figure 5.14 The transistor orientations of the current mirror pair**

A practical method to arrange the current mirror pair is indicated in Figure 5.15. A common centroid strategy is used for the transistor placement to improve the matching. Such symmetrical structure is preferable to reduce the effect of the parasitic parameters. [77]
Figure 5.15 Common centroid placement of the current mirror pair

5.6 Simulation Results of the Proposed Current Mode DACs

The 4-bit proposed current mode DAC simulation results are shown in Figure 5.16(a) and 5.16(b). 16 levels of the output current vary from 2500nA to 156.25nA for a 16 level gray scale display.
Figure 5.16 (a) Simulation results of 4-bit current mode DAC using cascode current mirror (b) Simulation results of 4-bit current mode DAC using common current mirror

The ideal output current and the actual output currents are indicated in Table 5.5 and Figure 5.17.
Table 5.5 The ideal output currents and the actual output currents of the proposed current-mode DAC

| No. | I_{data} (nA) | \left| I_{d1} \right| (nA) Using Cascode Current Mirror (Absolute Value) | \left| I_{d2} \right| (nA) Using Common Current Mirror (Absolute Value) |
|-----|---------------|-------------------------------------------------|-------------------------------------------------|
| 1   | 2500.00       | 2291.048                                         | 2078.7996                                       |
| 2   | 2343.75       | 2148.0591                                       | 1978.1963                                       |
| 3   | 2187.50       | 2002.4696                                        | 1865.7002                                       |
| 4   | 2031.25       | 1859.2951                                        | 1765.2034                                       |
| 5   | 1875.00       | 1720.6399                                        | 1574.7141                                       |
| 6   | 1718.75       | 1577.6582                                        | 1474.2052                                       |
| 7   | 1562.50       | 1431.9915                                        | 1361.6913                                       |
| 8   | 1406.25       | 1288.9523                                        | 1261.2289                                       |
| 9   | 1250.00       | 1145.3044                                        | 918.03273                                       |
| 10  | 1093.75       | 1002.3919                                        | 817.57062                                       |
| 11  | 937.50        | 856.59816                                       | 705.02472                                       |
| 12  | 781.25        | 713.48214                                        | 604.59747                                       |
| 13  | 625.00        | 574.89347                                        | 413.99372                                       |
| 14  | 468.75        | 432.12491                                        | 313.60105                                       |
| 15  | 312.50        | 285.88599                                        | 200.98887                                       |
| 16  | 156.25        | 143.423                                          | 100.59104                                       |

Figure 5.17 The ideal output current and the actual output currents of the 4-bit proposed current mode DACs
From the simulation results, we can say the offset error of the current mode DAC using a cascode current mirror is smaller than that of the current mode DAC using a common current mirror.

\[
E_{\text{off}, \text{DAC use cascode current mirror}} = \frac{\text{offset}}{\text{LSB}} = \frac{(143.42nA) - (156.25nA)}{156.25nA} = -0.082
\]

and \[
E_{\text{off}, \text{DAC use common current mirror}} = \frac{\text{offset}}{\text{LSB}} = \frac{(100.59nA) - (156.25nA)}{156.25nA} = -0.36
\]

The linearity of the current mode DAC using a cascode current mirror is better than that of the current mode DAC using a common current mirror. The gain error of the current mode DAC using a cascode current mirror is almost linear while the gain error of the current mode DAC using a common current mirror is non-linear. The gain errors are as shown in Figure 5.18.

![Figure 5.18 Gain errors of the 4-bit proposed current mode DACs](image-url)
Besides the offset error and the gain error, the INL and DNL of the proposed current mode DACs are calculated and plotted as shown in Figure 5.19 and Figure 5.20.

![Figure 5.19 INLs of the 4-bit proposed current mode DACs](image)

Figure 5.19 INLs of the 4-bit proposed current mode DACs
From Figure 5.17, Figure 5.18, Figure 5.19 and Figure 5.20, we can find that the performances of the 4-bit proposed current mode DAC which uses a cascode current mirror are improved.

Table 5.3 summarizes the specifications of the 4-bit proposed current mode DACs. From the comparison, we point out that with the cascode current mirror, good INL and DNL performances are achieved. It is shown that the proposed current mode DAC using a cascode current mirror can work properly as we designed.

Table 5.6 Specifications of the proposed current mode DACs

<table>
<thead>
<tr>
<th>Items</th>
<th>4-bit current mode DAC using cascode current mirror</th>
<th>4-bit current mode DAC using common current mirror</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>SMIC 0.35 µm 3.5V/5.0V CMOS process</td>
<td></td>
</tr>
<tr>
<td>Resolution</td>
<td>4 bit</td>
<td></td>
</tr>
<tr>
<td>Power Supply</td>
<td>5V</td>
<td></td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>11.45 µW (I_{DAC,OUT,MAX}=2.29 µA)</td>
<td>10.4 µW (I_{DAC,OUT,MAX}=2.08 µA)</td>
</tr>
<tr>
<td>INL</td>
<td>-0.11 LSB (worst case)</td>
<td>-2.34 LSB (worst case)</td>
</tr>
<tr>
<td>DNL</td>
<td>-0.08 LSB (worst case)</td>
<td>-2.65 LSB (worst case)</td>
</tr>
</tbody>
</table>
5.7 Conclusion

In this chapter, a current mode DAC is proposed for an OLED-on-Silicon microdisplay. Considering the tight chip area requirement of microdisplay application, the compact architecture of the current mode DAC is realised to reduce the circuit chip area. Comparing with the conventional binary-weighted current mode DAC, the proposed current mode DAC fulfills the main DAC performance specifications with the reduced chip area.
Chapter 6

Prototype of OLED-on-Silicon Microdisplay

6.1 Prototype of OLED-on-Silicon Microdisplay

A silicon backplane of a 160 × 120 OLED-on-Silicon microdisplay is implemented using Semiconductor Manufacturing International (Shanghai) Corporation (SMIC) 0.35µm custom silicon process. It opens opportunity to manufacture our own OLED-on-Silicon microdisplay application. The whole area of this circuitry is 8mm×6mm with the pixel size of 50µm×50µm. Line-at-a-time refresh mode is implemented with the integrated data buffer. 16 levels gray scales are achieved. The OLED layer will be deposited on the silicon backplane.

The die photo of the prototype is shown Figure 6.1. To protect the circuit from the light, the top metal layer of the CMOS process is used to shade the light. The bond ring is laid around the function circuit to indicate the die area.
The OLED-on-Silicon is packaged employing the Chip-on-Board (COB) technique (illustrated in Figure 6.2). The microdisplay die is directly mounted on and electrically interconnected to its final circuit board, instead of undergoing traditional assembly or packaging as an individual IC. The pixel array is exposed for the OLEDs deposition.

Figure 6.1 The top right corner of OLED-on-Silicon microdisplay prototype photograph

Figure 6.2 The COB package of OLED-on-Silicon microdisplay die
6.2 Measurement Results of the Prototype of OLED-on-Silicon Microdisplay

To test the prototype of the OLED-on-Silicon microdisplay, a data generator is used to produce a sequence of stimuli to the chip under test and an oscilloscope is used to monitor and record the results. A Sony/Tektronix data generator DG2020A with P3420 pods are used to generate the input digital data and the clock signals for the prototype verifications. The maximum data rate is 200Mb per second and the amplitude of the signal can sweep from -3V to 7V. The test program is compiled in DG2020A and applied to the prototype under test. [79] The features of DG2020A and P3420 pods are listed in Table 6.1

<table>
<thead>
<tr>
<th>Table 6.1 Specifications of DG 2020A and P3420 pods</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Items</strong></td>
</tr>
<tr>
<td>Data Rate</td>
</tr>
<tr>
<td>Data Resolution</td>
</tr>
<tr>
<td>Data Width</td>
</tr>
<tr>
<td>Pattern Depth</td>
</tr>
<tr>
<td>Variation of Output</td>
</tr>
<tr>
<td>System Interface</td>
</tr>
<tr>
<td><strong>P3420 pods</strong></td>
</tr>
<tr>
<td>No. of Channels</td>
</tr>
<tr>
<td>Output Voltage Range</td>
</tr>
<tr>
<td>Resolution</td>
</tr>
<tr>
<td>Output Current</td>
</tr>
<tr>
<td>Raise/Fall Time</td>
</tr>
</tbody>
</table>

The prototype of OLED-on-Silicon microdisplay is bonded to a PCB with the connection header as the interface of the data generator and oscilloscope. The measurement setup is shown in Figure 6.3 and appendix section.
For the measurement, first, we ramp the supply voltage from 0V to VDD, the current of the digital part remain zero because there is no clock signal applied. Then we enable the clock signals, dynamic current appears to indicate that the chip can be powered by the input data. The output waveform will be monitored and recorded in the oscilloscope. Analysis will be introduced in the following paragraphs.

4 bit digital input data DATA<3:0> are generated by DG2020A using the binary down counter data pattern that is the same as used in simulation. The data count
down from “1111” to “0000” in the time slot of two horizontal lines. The waveforms of the input signals are shown in Figure 6.4.

![Waveform Diagram](image)

**Figure 6.4 Input signals for OLED-on-Silicon microdisplay prototype circuit testing**

Due to the consideration for the manufacture cost, as shown in Figure 6.5, only 1st stage of the shift register and the data latch are connected to the output pins for measurement.
Figure 6.5 The data flow of the column addressing circuit of OLED-on-Silicon microdisplay prototype

S<3:0> is the output of the 1st stage shift register. Due to the shifting motion of the input data, the exact data of S<3:0> should be measured at the beginning of the second line. The exact data loaded in the 1st stage data latch should be sampled at every rising edge of the HS signal, so the expect output DOUT<3:0> switch between“1111” and “0111” clocked by the HS signal. And the expected output results of the column addressing circuit are shown in Figure 6.6.
Figure 6.6 The expected output signals for the column addressing circuit of OLED-on-Silicon microdisplay prototype

As described in the Chapter 4, the CMOS switch is preferred to control the accessing motion of the pixel circuit. Two complementary signals ROWN and ROWP are generated by the row scanner to implement the row selection motion.

Figure 6.7 The row scanner of OLED-on-Silicon microdisplay prototype
As shown in Figure 6.7, due to the same consideration of the manufacture cost, only the 1st stage of the row scanner is testable. The expected output signals of the row scanner are shown in Figure 6.8. The ROWN signal has the period of one frame time and the pulse width of one line time.

**Figure 6.8** The expected output signals for the row scanner of OLED-on-Silicon microdisplay prototype

In summary, the signals specifications of OLED-on-Silicon microdisplay prototype testing are listed in Table 6.2
<table>
<thead>
<tr>
<th>Power Supply</th>
<th>AVDD</th>
<th>Analog-VDD</th>
<th>+5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>AGND</td>
<td>Analog Ground</td>
<td>0V</td>
<td></td>
</tr>
<tr>
<td>DVDD</td>
<td>Digital-VDD</td>
<td>+5V</td>
<td></td>
</tr>
<tr>
<td>DGND</td>
<td>Digital-GND</td>
<td>0V</td>
<td></td>
</tr>
<tr>
<td>OLED Electrode</td>
<td>OLED Cathode</td>
<td>-5V</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Input Signals</th>
<th>pixelclk</th>
<th>Pixel Clock</th>
<th>( f_{\text{pixelclk}} = 1.152, \text{MHz} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>HS</td>
<td>Horizontal Synchronization</td>
<td>( f_{\text{HS}} = 7.2, \text{KHz} )</td>
<td></td>
</tr>
<tr>
<td>VS</td>
<td>Vertical Synchronization</td>
<td>( f_{\text{VS}} = 60, \text{Hz} )</td>
<td></td>
</tr>
<tr>
<td>DATA&lt;3:0&gt;</td>
<td>4 bit Digital Input Data</td>
<td>( f_{\text{DATA}&lt;3&gt;} = f_{\text{HS}} / 2 )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DATA&lt;2&gt;: MSB</td>
<td>( f_{\text{DATA}&lt;2&gt;} = f_{\text{HS}} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DATA&lt;1&gt;: LSB</td>
<td>( f_{\text{DATA}&lt;1&gt;} = 2 f_{\text{HS}} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Logic “1”: 5V</td>
<td>( f_{\text{DATA}&lt;0&gt;} = 4 f_{\text{HS}} )</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Logic “0”: 0V</td>
<td>( f_{\text{DATA}&lt;0&gt;} = 0 )</td>
<td></td>
</tr>
<tr>
<td>I_{ref}</td>
<td>Reference Current for Current Mode DAC</td>
<td>2.5, \mu A</td>
<td></td>
</tr>
<tr>
<td>I_{bias}</td>
<td>Bias Circuit of Current Mode DAC</td>
<td>2.5, \mu A</td>
<td></td>
</tr>
</tbody>
</table>

| Expected Output Signals | S<3:0> | Outputs of Shift Register | \( f_{s<3>} = f_{\text{HS}} / 2 \) |
|                        |       | S<3>: MSB | \( f_{s<2>} = f_{\text{HS}} \) |
|                        |       | S<2>: MSB | \( f_{s<1>} = 2 f_{\text{HS}} \) |
|                        |       | Logic “1”: 5V | \( f_{s<0>} = 4 f_{\text{HS}} \) |
|                        |       | Logic “0”: 0V | \( f_{s<0>} = 0 \) |
| DOUT<3:0>             | Outputs of Data Latch | \( f_{\text{DOUT}<3>} = f_{\text{HS}} / 2 \) |
|                        | DOUT<2>: MSB | \( \text{DOUT} < 2 \Rightarrow '1' \) |
|                        | DOUT<1>: LSB | \( \text{DOUT} < 1 \Rightarrow '1' \) |
|                        | Logic “1”: 5V | \( \text{DOUT} < 0 \Rightarrow '1' \) |
|                        | Logic “0”: 0V | \( \text{DOUT} < 0 \Rightarrow '1' \) |
| ROWN                   | Test Pin of Row Scanner | \( f_{\text{ROWN}} = f_{\text{VS}} \) |
|                        | pulse width = 1/ \( f_{\text{HS}} \) |           |
| ROWP                   | Test pin of Row Scanner | Complement of ROWN |
The input data signal DATA<3:0> and the output signal S<3:0> are shown in Figure 6.9.

It will take a period of one line time for the data shifting from the beginning to the end of the shift register. From the waveform, we can notice the data shifting motion. S<3:0> first appear at the beginning of the second horizontal line of one frame of the display image. Due to distortion, the logic level of the output signal decreases a little but it still can to be identified as logic ‘1’ for digital data process.

The waveforms of VS signal and the LSB S<0> of the 1st stage shift register are shown in Figure 6.10. It clearly illustrates the amount of time it takes to transfer the input data from the beginning to the end of the shift register when the image frame refresh cycle begins.
Chapter 6

![Measurement results of VS signal and S<0>](image)

**Figure 6.10 Measurement results of VS signal and S<0>**

The waveforms of the HS signal and the DOUT<3:0>, the output of 1st stage data latch in the line, are shown in Figure 6.11. And only when the HS signal is valid, the exact data will be loaded into the data latch. In our design, DOUT<3:0> will switch between “1111” and “0111” clocked by HS as described in previous paragraphs.

![Measurement results of HS and DOUT<3:0>](image)

**Figure 6.11 Measurement results of HS and DOUT<3:0>**
Chapter 6

The measurement results of the row scanner are shown in Figure 6.12. The row selection signal ROWN is clocked by the VS signal and the duration of the pulse of the ROWN signal sustains for a span of one horizontal line time.

![Figure 6.12 Measurement results of the row scanner](image)

The probe station and the HP 4156 semiconductor parameter analyzer are used to measure the output current of the pixel circuit. With HP 4156, we can realize high accuracy performance evaluation and functionality analysis of semiconductor devices or integrated circuits, such as the digital parameter sweeping, pulse analysis, reliability testing, etc. Setup and measurement are achieved by programming the parameters from front-panel keys, keyboard, or GPIB interface. The measurement and analysis results are displayed on the color LCD of the front panel, and/or graphics will be stored in memories for comparison. The measurements which can be implemented by HP4156 are V-I test, C-V test, time domain test and so on. [80] The main features of HP4156 are listed in Table 6.3.
Table 6.3 Specifications of HP4156

<table>
<thead>
<tr>
<th>Items</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measurement Type</td>
<td>V-I, C-V, time domain, ultra low current <em>and so on</em></td>
</tr>
<tr>
<td>Voltage Accuracy</td>
<td>1μV-200V</td>
</tr>
<tr>
<td>Current Accuracy</td>
<td>1fA-1A</td>
</tr>
<tr>
<td>Parameter Sweep Mode</td>
<td>DC mode, staircase mode and pulse mode</td>
</tr>
<tr>
<td>Parameter Program Mode</td>
<td>Front-panel keys, keyboard or GPIB</td>
</tr>
<tr>
<td>Data Output</td>
<td>Graphic on LCD monitor or data stored in internal memory</td>
</tr>
</tbody>
</table>

As the input digital data changes from ‘1111’ to ‘0000’, the output current also decreases. Shown in Figure 6.13, 16 different levels of output current result in 16 difference levels of gray scale for the OLED microdisplay.

![Graph](image)

**Figure 6.13 Measurement results of the pixel circuit output current**

6.3 Conclusion

A prototype of the silicon backplane of a 160 × 120 OLED-on-silicon microdisplay is implemented using the SMIC 0.35μm process. The specifications of the prototype are listed in Table 6.4.
Table 6.4 Specifications of the OLED-on-Silicon microdisplay prototype

<table>
<thead>
<tr>
<th>Technology</th>
<th>SMIC 0.35µm 3.3V/5.0V CMOS process</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>8mm × 6mm</td>
</tr>
<tr>
<td>Resolution</td>
<td>160 × 120</td>
</tr>
<tr>
<td>Pixel Size</td>
<td>50µm × 50µm</td>
</tr>
<tr>
<td>Driving Scheme</td>
<td>Current Driving</td>
</tr>
<tr>
<td>Frame Rate</td>
<td>60Hz (VGA video signals)</td>
</tr>
<tr>
<td>Pixel Clock Rate</td>
<td>1.152MHz</td>
</tr>
<tr>
<td>Gray Scale Levels</td>
<td>16 levels</td>
</tr>
</tbody>
</table>

The measurement results of the addressing circuit and the pixel circuit show that the yield targets of the design of the silicon backplane are fulfilled.
Chapter 7

Conclusions

7.1 Conclusions

In this research work, efficient silicon backplane circuit architecture for an OLED-on-Silicon microdisplay is developed and investigated.

1. We present the motivation and the objective of this research work. Two main contributions and the organization of the thesis are also introduced.

2. The basic operation of the OLEDs is introduced, especially the electrical characteristics of the OLEDs. Architectures of both the bottom emitting OLED and the top emitting OLED are presented. CMOS technology for microdisplay is studied. Comparisons of CMOS, amorphous silicon, and poly silicon technologies indicate that CMOS technology is more suitable for microdisplay applications. Features of an OLED-on-Silicon microdisplay introduce the design considerations of the silicon backplane design.

3. We focus on the electronic addressing technology for OLED-on-Silicon microdisplay. Active matrix addressing, rather than passive matrix addressing, is preferred due to its advantages of high resolution, low power consumption and almost no cross-talk for microdisplay application. The functional block diagram of silicon backplane circuit is introduced and the timing schedule of the addressing circuit is analyzed. From the analysis, it is found that the D flip-flop is the key element of the addressing circuit so the optimization of the D flip-flop greatly affects the performance of the addressing circuit. The static logic D flip-flop is
more practical for microdisplay application because it offers more stable working state than the dynamic logic D flip-flop. Comparison results evaluate the situation. Simulation results with an $8 \times 8$ block diagram show the input signal transmission and the timing signal synchronization within the addressing circuit. Measurement results further approve the addressing circuit can provide the correct display data and the synchronization signals for OLED-on-Silicon microdisplay.

4. To provide efficient driving current to OLEDs, the pixel circuit for a OLED-on-Silicon microdisplay must be carefully designed. We present the investigation and development of the pixel circuit in this thesis. Both a voltage driving scheme and a current driving scheme are reviewed. Since the luminance of OLED is proportion to its driving current, the current driving scheme is superior to the voltage driving scheme for the OLED-on-Silicon microdisplay. The pixel circuit of the current driving scheme is mainly based on the elemental current process circuits, like the current mirror. Input current display data is transferred to the OLED by the pixel circuit. The main challenge is to process the extremely small current used for the low grey scale display. Precious current process technology is employed in the pixel circuit design to solve the mismatch of input and output current caused by the switch charge feedthrough, clock feedthrough or leakage. In our proposed design, the compensation technology is adopted to compensate for the driving current and to provide the stable work state of the pixel circuit. The simulation results show that the input data current is precisely transferred to the OLEDs by the proposed pixel circuit.

5. Current driving scheme is employed in the pixel circuit design and the current mode input data is required. A 4-bit current mode DAC is implemented to covert
the digital input data to analog current data for the pixel circuit. With a carefully
designed architecture, the chip area of the proposed current mode DAC is reduced
compared with the binary-weighted current mode DAC, especially when the
resolution becomes high. Since the chip area of circuitry for microdisplay
application is limited, less chip area consumption is one of the most valuable
features of the proposed DAC for the silicon backplane design of the OLED-on-
Silicon microdisplay. At the same time, to achieve design goals of the current
mode DAC, a bias circuit is implemented to guarantee the accurate working state
of the transistors in the current mode DAC. A bias circuit using only MOS
transistors also shows its attraction owning to the compact circuit architecture. The
simulation results illustrate the good performance of the proposed current mode
DAC.

6. A prototype of OLED-on-Silicon microdisplay with the resolution of $160 \times 120$
is introduced. The measurement results of the prototype show the design objectives
are fulfilled with our design.

In summary, the design methodology of the silicon backplane is presented. Design
of the main functional blocks is introduced in detail, like the addressing circuit, the
current mode DAC and the pixel circuit. Simulation results and measurement
results show the proposed prototype of the silicon backplane work properly as
expected.
Chapter 7

7.2 Recommendations for the Future Work

Based on the prototype of the OLED-on-Silicon, and the studies on the materials [81-87], several potential improvements are recommended for the future research work.

First, as described in previous chapters, for the current driving scheme, long programming time is noticed when the storage capacitor $C_s$ is charged with an extremely small driving current for a low level gray scale display. Precharging the pixel circuit stands a chance to minimize programming time. By precharging the pixel circuit to the level for the lowest gray scale display, the speed of the pixel circuit is improved.

Secondly, a feedback method is applied to enable a stable working state of the driving transistors in the proposed pixel circuit design. But discharge of the storage capacitors still can not be eliminated during the driving period that will cause the decay of the output driving current and the non-uniform lamination of OLEDs. A possible solution to solve this problem is to recharge the storage capacitor during the driving period. A sample and hold element is included in the pixel circuit assisting to memory the input display data for data refreshing. Based on those points above, the possible modification of the pixel circuit is shown in Figure 7.1.
But the challenge of the pixel circuit modification is the additional chip area cost. And the timing schedule of the different signal flows must be organized carefully to avoid the risk of the signal competition in one signal channel.

Third, although cascode current mirror pair is used in the DAC design to reduce the $V_{ds}$ mismatch and increase the output impedance, the variations of the operating conditions can not be composited. The instability of reference current, the self-heating, the component aging and other potential causes will affect the performance of the current mode DAC. Self-calibration technology is one possible solution. The basic concept of self-calibration is to use accurate references to trim the circuit. The output of the DAC will be arranged in a designed range by the aid of a comparator. The diagram of the DACs with calibration is shown in Figure 7.2.
When all the inputs of DAC are set to be ‘0’, the comparator measure the difference between the output of the DAC and the ideal reference, this value is the offset error of the DAC. This measured value will be used for calibration. And a tolerant error range will be defined within $[V_{\text{max}}, V_{\text{min}}]$. For the jth level of the output, the difference between the actual output and the ideal value is measured by the comparator and be marked as $e_j$. If $e_j$ falls in the range $[V_{\text{max}}, V_{\text{min}}]$, no action will be taken in the calibration circuit. But if $e_j > V_{\text{max}}$, the output of the DAC will decrease with the assisting of the calibration circuit. Similarly, when $e_j < V_{\text{min}}$, the calibration results in the increase of the DAC output.

Furthermore, to provide a practical microdisplay product, the optical system setup is important. As described in the previous chapters, the OLED-on-Silicon microdisplay is an appropriate choice to build a near-to-eye display system. The optical design takes the challenges to provide good viewing contract and wide view angle. And an interface circuit is also necessary to enable the connection of the OLED-on-Silicon microdisplay to variable video inputs, like personal computers, TV sets and DVD players, etc.


Publications


Accepted publications

Appendix

Figure 1. The top left corner of the layout for the OLED-on-Silicon microdisplay

Figure 2 The top middle part of the layout for the OLED-on-Silicon microdisplay

Figure 3 The top right corner of the layout for the OLED-on-Silicon microdisplay
Figure 4 The DG2020A with P3420
Appendix

Figure 5 The HP4156

1) Power Button  
2) Display  
3) 3.5" Disk Driver  
4) Soft Keys  
5) Channel Menu Button  
6) Measurement Menu Button  
7) Display Menu Button  
8) Graph List Menu Button  
9) System Menu Button  
10) Thumbwheel  
11) Cursor Movement and Field Selection Buttons  
12) The Signal Button  
13) The Repeat Button  
14) The Stop Button  
15) The Append Button  
16) Text Number Entry Keys

Figure 6 The prototype under testing
Figure 7 The measurement setup